ChipFind - документация

Электронный компонент: MB88146A

Скачать:  PDF   ZIP

Document Outline

DS04-13513-1E
FUJITSU SEMICONDUCTOR
DATA SHEET
Linear IC Converter
CMOS
D/A Converter for Digital Tuning
(12-channel, 8-bit, on-chip OP amp., low-voltage)
MB88146A
s
DESCRIPTION
The MB88146A is an 8-bit D/A converter with twelve built-in channels. The 12 analog outputs each have a built-
in OP amplifier with large current drive-capability.
The data input/output format is CS (chip select) with serial bus connection available.
A built-in 12-bit I/O expander enables serial
parallel conversion (8 of the 12 bits can also be used for analog
output).
This product can be used for microcontroller port expansion, electronic level adjustment, replacement of semi-
fixed resistance for tuning, etc.
s
FEATURES
Ultra low power consumption (1.2 mW/chl: typical)
Ultra compact package
Built-in 12-channel R-2R type 8-bit D/A converter
Built-in 12-bit I/O expander (8 bits also function as analog output)
Built-in analog output amplifier (sink current 1.0 mA maximum, source current 1.0 mA maximum)
Built-in power-on detection circuit (initialized at detection of VccD power-on)
MCU interface compatible with 3 V to 5 V systems
Power divided into MCU interface power supply (VccD) and OP amplifier power supply (VccA), D/A converter
power supply (VccD)
Analog output capability from 0 V to VccA
Serial data I/O operates to maximum of 2.5 MHz (in cascade connection, up to 2.5 MHz when VccD = 5 V, up
to 1.5 MHz when VccD = 3 V)
CMOS process
Choice of two packages: SDIP-24 pin and SSOP-24 pin.
s
PACKAGES
24-pin Plastic DIP
(DIP-24P-M02)
24-pin Plastic SSOP
(FPT-24P-M03)
2
MB88146A
s
PIN ASSIGNMENT
1
2
3
4
5
6
7
8
9
10
11
12
GND
V
CC
A
CS
SO
SI
CLK
D
0
D
1
D
2
D
3
V
CC
D
V
DD
24
23
22
21
20
19
18
17
16
15
14
13
AO
1
(TOP VIEW)
DIP-24, SSOP-24
AO
2
AO
3
AO
4
D
11
/
AO
5
D
10
/
AO
6
D
9
/
AO
7
D
8
/
AO
8
D
7
/
AO
9
D
6
/
AO
10
D
5
/
AO
11
D
4
/
AO
12
3
MB88146A
s
PIN DESCRIPTION
*1: Be sure that V
CC
A
V
CC
D, and that V
CC
A
V
DD
.
*2: Do not leave this pin in floating state.
Pin no.
Pin name
Description
1 to 4
AO
1
to AO
4
D/A converter analog output pins (V
DD
to GND output).
(Default: output #00 setting level)
5 to 12
D
11
/AO
5
to
D
4
/AO
12
These pins may be used either as I/O expander parallel input/output (V
CC
A/
GND output 0.5 V
CC
A/0.2 V
CC
A input) or D/A converter analog output (V
DD
to
GND output).
Pin status is controlled by input data.
See "
s
Data Configuration". (Default: Input mode, Hi-Z state)
13
V
DD
*
1
D/A converter reference power pin.
14
V
CC
D*
1
MCU interface power supply pin (power supply for I/O expander).
15 to 18
D
3
toD
0
I/O expander parallel input/output pins.
(V
CC
D/GND output: When V
CC
D
4.0 V, 0.5 V
CC
D/0.2 V
CC
D input,
When V
CC
D < 4.0 V, 2 V/0.2 V
CC
D input)
Pin status is controlled by input data.
See "
s
Data Configuration." (Default: Input mode, Hi-Z state)
19
CLK*
2
Shift clock signal input pin.
When CS = "L," SI data is loaded into the shift register at the rising edge of the
shift clock.
20
SI*
2
Data input pin (serial input pin).
Used for 16-bit serial data input.
21
SO
Data output pin (serial output pin).
The first bit (LSB) data of the 16-bit shift register is output simultaneously with
the falling edge of the shift clock.
When CS output = "H," this pin goes to high impedance state.
22
CS*
2
Chip select signal input pin.
Input to shift registers is enabled when the CS signal falling edges. Shift register
contents can be executed when the CS signal rising edges.
23
V
CC
A*
1
Analog unit power supply pin (OP amplifier power supply).
24
GND
Common GND pin.
4
MB88146A
s
BLOCK DIAGRAM
-
+
+
+
+
-
-
-
CS
SO
D
0
D
1
D
2
D
3
GND
SI
CLK
V
CC
D
V
DD
V
CC
A
DF
I/O expander
8-bit latch
8-bit latch
8-bit latch
8-bit latch
R-2R
rudder circuit
R-2R
rudder circuit
R-2R
rudder circuit
R-2R
rudder circuit
DE
DD
DC
DB
BA
D9
D8
D7
D6
D5
D4
DF
16-bit shift register and controller
DE
DD
DC
DB
BA
D9
D8
D7
D6
D5
D4
DF
DE
D5
D4
CNTL
12
8
DF
D8
DF
D8
DF
D8
DF
D8
DF
D8
DF
D8
DF
D8
DF
D8
AO
1
AO
4
D
11
/
AO
5
D
4
/
AO
12
5
MB88146A
s
DATA CONFIGURATION
1. Data Configuration
2. Channel Select
D3
D2
D1
D0
Function
0
0
0
0
Don't Care/special function
0
0
0
1
AO
1
selected
0
0
1
0
AO
2
selected
to
to
to
to
to
1
0
1
1
AO
11
selected
1
1
0
0
AO
12
selected
1
1
0
1
I/O expander (serial
parallel)
1
1
1
0
I/O expander (parallel
serial)
1
1
1
1
Expander status register (ESR)
DF DE DD DC DB DA
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSB (last)
LSB (first)
Setting data
Channel select