

# UCB1500

PCI to AC97 bridge/host controller

Rev. 01 — 4 February 2000

Objective specification

## 1. General description

UCB1500 is a PCI-to-AC97 Bridge/Host Controller for modem or audio codecs equipped with the AC-link interface. It integrates a PCI 2.2 compliant interface for communication with the host PC, with built in support for PPMI (PCI Power Management Interface) and wake-up. It also integrates an AC97 Rev. 2.1 compliant host controller for connection to up to two AC-Link codecs, including analog modem front ends such as the Philips UCB1510, and audio codecs.




Fig 1. Application with Philips UCB1510 analog modem front end

## 2. Features

- 32-bit PCI 2.2 interface with bus master support
  - ◆ Support up to two PCI functions with independent scatter/gather DMA
  - ◆ PPMI and wake-up support via  $\overline{\text{PME}}$  and  $V_{\text{AUX}}$
  - ◆ Download of subsystem IDs and auxiliary power consumption via optional serial EEPROM
  - ◆ 5 V tolerant interface for motherboard/PC add-on
- AC97 rev 2.1 compliant host controller interface
  - ◆ Supports up to two codecs
  - ◆ Supports variable sample rate via the SLOTREQ protocol and valid tag bits
  - ◆ Low latency GPIO data transfer
  - ◆ Support modem wake-up on ring from D3cold



PHILIPS

- Advanced power management support
  - ◆ PPMI (PCI Power Management Interface)
  - ◆ Instantly available PC
  - ◆ ACPI

### 3. Applications

- PCI-AC97 bridge/host controller
- PCI modem cards
- Host based modems

### 4. Ordering information

Table 1: Ordering information

| Type number | Package |  | Version  |
|-------------|---------|--|----------|
|             | Name    | Description  |          |
| UCB1500     | LQFP80  | plastic low profile quad flat package, 80 leads; body 12 × 12 × 1.4 mm | SOT315-1 |

### 5. Block diagram




Fig 2. UCB1500 block diagram

## 6. Pinning information

### 6.1 Pinning




Fig 3. Pin configuration

### 6.2 Pin description

Table 2: Pin description

| Symbol               | Pin | Type                 | Description  |
|----------------------|-----|----------------------|--|
| <b>PCI interface</b> |     |                      |  |
| PCICLK               | 80  | I                    | PCI system clock.                                    |
| RST                  | 68  | I                    | PCI system reset, V <sub>AUX</sub> powered.          |
| REQ                  | 3   | T/S                  | PCI bus request.                                     |
| GNT                  | 2   | T/S                  | PCI bus grant.                                       |
| FRAME                | 29  | S/T/S <sup>[1]</sup> | PCI FRAME, input during slave, output during master. |

Table 2: Pin description...continued

| Symbol                       | Pin   | Type               | Description  |
|------------------------------|---|--------------------|--|
| $\overline{\text{IRDY}}$     | 30  | S/T/S              | PCI IRDY, input during slave, output during master.  |
| $\overline{\text{TRDY}}$     | 31  | S/T/S              | PCI TRDY, output during slave, input during master.  |
| $\overline{\text{DEVSEL}}$   | 33  | S/T/S              | PCI DEVSEL, output during slave, input during master.  |
| $\overline{\text{STOP}}$     | 34  | S/T/S              | PCI STOP, output during slave, input during master.  |
| IDSEL                        | 15  | I                  | PCI IDSEL signal.  |
| AD[31:0]                     | 4, 5, 7, 8, 9, 10, 12, 13, 17, 18, 19, 20, 23, 24, 25, 26, 41, 42, 44, 45, 46, 47, 49, 50, 52, 54, 55, 56, 57, 59, 60, 62 | T/S                | PCI address/data.<br>slave mode: output only during data read phase.<br>master mode: output during address phase and data write phase.                   |
| $\overline{\text{CBE}}[3:0]$ | 14, 28, 39, 51  | T/S                | PCI command/byte-enable, input during slave, output during master.   |
| PAR                          | 38  | T/S                | PCI parity.  |
| $\overline{\text{INTA}}$     | 77  | O/D <sup>[2]</sup> | PCI interrupt.   |
| PME                          | 63  | O/D                | Open drain, $V_{\text{AUX}}$ powered PCI power management pin. SDA TAIN[1:0] pins are $V_{\text{AUX}}$ powered and can trigger $\overline{\text{PME}}$ . |
| $\overline{\text{SERR}}$     | 36  | O/D                | PCI system error   |
| $\overline{\text{PERR}}$     | 35  | S/T/S              | PCI parity error   |
| $\overline{\text{CLKRUN}}$   | 78  | S/T/S              | Primary PCI bus clock run. Used by the central resource to stop the PCI clock or to slow it down   |

**AC link controller interface**

|                               |        |   |   |
|-------------------------------|--------|---|---|
| BITCLK                        | 75     | I | Serial data clock; or input for secondary codecs.   |
| SDATAIN[1:0]                  | 65, 64 | I | Input from AC97/MC97 codecs. $V_{\text{AUX}}$ powered and can trigger $\overline{\text{PME}}$ .         |
| SDATAOUT                      | 70     | O | Output to AC97/MC97 codecs. Driven to 0 at power-up or when $\overline{\text{RST}}$ asserted.           |
| SYNC                          | 71     | O | AC97 sync. Driven to 0 at power-up or when $\overline{\text{RST}}$ asserted.                            |
| $\overline{\text{AC97\_RST}}$ | 66     | O | AC97 reset. Driven to 0 at power-up or when $\overline{\text{RST}}$ asserted. $V_{\text{AUX}}$ powered. |

**Serial EEPROM interface**

|        |    |     |                          |
|--------|----|-----|--------------------------|
| EEPCLK | 73 | O   | EEPROM clock.            |
| EEPD   | 74 | I/O | EEPROM serial data port. |

**Power management; miscellaneous**

|                      |    |   |  |
|----------------------|----|---|--|
| $V_{\text{AUX\_AV}}$ | 69 | I | Auxiliary power available, $V_{\text{AUX}}$ powered. |
| TEST                 | 79 | I | Test mode.   |

**Power pins**

|                  |                                   |   |  |
|------------------|-----------------------------------|---|--|
| $V_{\text{DD}}$  | 1, 11, 22, 27, 37, 43, 53, 61     | S | 3.3 V power pins.  |
| $V_{\text{SS}}$  | 6, 16, 21, 32, 40, 48, 58, 72, 76 | S | Ground pins.   |
| $V_{\text{AUX}}$ | 67                                | S | Auxiliary power. If auxiliary power is not available or not necessary, this pin must be connected to $V_{\text{DD}}$ . |

[1] S/T/S: Sustained Tri-State is an active-LOW tri-state signal owned and driven by one agent at a time. The agent that drives an S/T/S pin LOW must drive it HIGH for at least one clock before letting it float. A new agent cannot start driving a S/T/S signal any sooner than one clock after the previous owner tri-states it.

[2] O/D: Open Drain allows multiple devices to share as a wired OR.

## 7. PCI configuration space

### 7.1 Overview

By default, UCB1500 supports a single modem function. Under control of BIOS or an external serial EEPROM, UCB1500 can support a maximum of two PCI functions, which are typically one modem plus one audio functions. To allow IHV to overwrite parameters such as Device ID, Vendor ID, Subsystem Vendor ID, Subsystem ID, Class Code and Power Management Capabilities, UCB1500 provides two schemes:

- For each function, Device ID, Vendor ID, Subsystem Vendor ID, Subsystem ID, Class Code and Power Management Capabilities are placed in a dedicated PCI configuration read/write area accessible by the corresponding function. An enable bit for Function 1 is placed in a dedicated read/write area accessible by Function 0. This allows IHVs to enable Function 1 and change the corresponding read-only parameters of Functions 0 and 1 (if enabled) in the BIOS POST routine when UCB1500 is used as a motherboard device.
- In case UCB1500 is used as a PCI card which BIOS cannot control, the above parameters, together with Function 1 enable, can be changed by the external serial EEPROM.

The EEPROM data map is given in [Table 3](#).

**Table 3: EEPROM data map**

| Byte address | Tag          | Description  |
|--------------|--------------|--|
| 00-01h       | signature    | 1516h = valid signature, otherwise disable autoloading.  |
| 02-03h       | control      | Bit 0: 1=enable function 1, 0=disable function 1<br>Bit 1: 1=enable function 0 auto-loading from address 04-9Dh<br>Bit 2: 1=enable function 0 auto-loading from address 0A-11h<br>Bit 3: 1=enable function 1 auto-loading from address 10-17h<br>Bit 4: 1=enable function 1 auto-loading from address 18-1Fh<br>Other bits: reserved and must be 0s. |
| 04-05h       | sub_vendorID | Function 0 subsystem vendor ID, PCI configuration space address 2C-2Dh.  |
| 06-07h       | subsystemID  | Function 0 subsystem ID, PCI configuration space address 2E-2Fh.   |
| 08-09h       | pmc          | Function 0 power management capabilities, PCI configuration space address 82h.   |
| 0A-0Bh       | vendorID     | Function 0 vendor ID, PCI configuration space address 00-01h.  |
| 0C-0Dh       | deviceID     | Function 0 device ID, PCI configuration space address 02-03h.  |
| 0Eh          | --           | Reserved.  |
| 0F-11h       | classCode    | Function 0 Class Code, PCI configuration space address 09-0Bh.   |
| 12-13h       | sub_vendorID | Function 1 subsystem vendor ID, PCI configuration space address 2C-2Dh.  |
| 14-15h       | subsystemID  | Function 1 subsystem ID, PCI configuration space address 2E-2Fh.   |
| 16-17h       | pmc          | Function 1 power management capabilities, PCI configuration space offset 82h.  |
| 18-19h       | vendorID     | Function 1 vendor ID, PCI configuration space address 00-01h.  |
| 1A-1Bh       | deviceID     | Function 1 device ID, PCI configuration space address 02-03h.  |
| 1Ch          | --           | Reserved.  |
| 1D-1Fh       | classCode    | Function 1 Class Code, PCI configuration space address 09-0Bh.   |

## 7.2 Configuration registers

### 7.2.1 Function 0 configuration registers

UCB1500 supports the PCI configuration cycle to control the UCB1500 access. It sets up the PCI configuration bits and the UCB1500 IO port address. The following table shows the supported PCI registers and their default values. Some of the registers are programmable through the EEPROM interface (See EEPROM section for details).

**Remark:** All registers are read/write, unless specified otherwise. Shaded registers are read-only. A register with (S) means it is powered by  $V_{AUX}$  and is sticky. Unless sticky or otherwise stated, all read/write registers defaults to zero at PCI reset. All reserved or unimplemented registers are hardwired to 0.

Table 4: Function 0 configuration registers

| 31-24  | 23-16  | 15-8  | 7-0                            | Address |
|--|--|---|--------------------------------|---------|
| <b>Device ID = 3400</b><br>Modified by BIOS via writing to 42h or EEPROM auto loading  |  | <b>Vendor ID = 1131</b><br>Modified by BIOS via writing to 40h or EEPROM auto loading           |                                | 00h     |
| <b>Status = 0290</b>   |  | <b>Command = 0000</b>   |                                | 04h     |
| <b>Class Code = 070300</b><br>Simple communication controller, generic modem.<br>Modified by BIOS via writing to 45h or EEPROM auto loading. |  |   | <b>Revision ID = 01</b>        | 08h     |
| <b>BIST = 00</b>   | <b>Header Type</b><br>If multifunction,<br>header type = 80h,<br>otherwise 00h | <b>Latency Timer = 00</b>   | <b>Cache Line Size = 00</b>    | 0Ch     |
| <b>I/O port Base Address [31:16]</b><br>Hardwired to 0000h   |  | <b>I/O port Base Address[15:0] = 0001</b>   |                                | 10h     |
| Reserved.  |  |   |                                | 14h-2Bh |
| <b>Subsystem ID = 3400</b><br>Modified by BIOS via writing to 6Eh or EEPROM auto loading   |  | <b>Subsystem Vendor ID = 1131</b><br>Modified by BIOS via writing to 6Ch or EEPROM auto loading |                                | 2Ch     |
| Reserved   |  |   |                                | 30h     |
| Reserved   |  |   | <b>Capability Pointer = 80</b> | 34h     |
| Reserved   |  |   |                                | 38h     |
| Reserved   |  | <b>Interrupt Pin = 01</b>   | <b>Interrupt Line = 00</b>     | 3Ch     |
| <b>Device ID Write = 3400</b>  |  | <b>Vendor ID Write = 1131</b>   |                                | 40h     |
| <b>Class Code Write = 070300</b>   |  |   | <b>Revision ID = 01</b>        | 44h     |
| Reserved   |  |   | <b>EEPROM Status = 00</b>      | 48h     |
| Reserved   |  |   |                                | 4C-4Fh  |
| Reserved   |  |   | <b>Test Register = 00</b>      | 50      |
| Reserved   |  |   |                                | 54-67h  |
| <b>PMC Write = C801</b>  |  | Reserved  |                                | 68h     |

Table 4: Function 0 configuration registers...continued

| 31-24   | 23-16 | 15-8                             | 7-0                | Address |
|---|-------|----------------------------------|--------------------|---------|
| Subsystem ID Write = 3400   |       | Subsystem Vendor ID Write = 1131 |                    | 6Ch     |
| Reserved  |       |                                  |                    | 70-7Fh  |
| <b>PMC =</b><br><b>4801</b> ( $V_{AUX\_AV} = 0$ , no autoloading)<br><b>C801</b> ( $V_{AUX\_AV} = 1$ , no autoloading)<br>Modified by BIOS via writing to 6Ah, or EEPROM autoloading to PCI-PM1.1 |       | Next Item Per = 00               | Capability ID = 01 | 80h     |
| Reserved  |       | PMCSR = 0000 (S)                 |                    | 84h     |

**[01-00]: Vendor ID (read only):** Programmable through EEPROM interface, or register 40h. Default value = 1131h

**[03-02]: Device ID (read only):** Programmable through EEPROM interface, or register 42h. Default value = 3400h

#### **[05-04]: Command Register**

Table 5: Command Register bit description

| Bit   | Description   |
|-------|---|
| 15-10 | Reserved.   |
| 9(r)  | <b>Fast Back-to-back Transactions</b><br>Always 0, fast back-to-back transactions is not supported.   |
| 8     | <b>SERR enable</b><br>If set, $\overline{SERR}$ driver is enabled; if 0, $\overline{SERR}$ is disabled.   |
| 7(r)  | <b>Address/Data Stepping</b><br>Always 0, address/data stepping is not implemented.   |
| 6     | <b>Parity Error Response</b><br>When set, the device must take its normal action when a parity error is detected. If this bit is 0, the device must ignore any parity errors that it detects and continue normal operation. |
| 5(r)  | <b>VGA Snooping</b><br>Always 0, not implemented.   |
| 4(r)  | <b>Memory Write and Invalidate Command</b><br>Always 0, UCB1500 does not generate memory write and invalidate command.  |
| 3(r)  | <b>Special Cycle Response</b><br>Always 0, UCB1500 ignores all special cycles.  |
| 2     | <b>Bus Master Control</b><br>PCI Master access enable; this bit must be enabled to activate UCB1500 DMA register.<br>1 = enable.  |
| 1(r)  | <b>Memory Space Response</b><br>Always 0, UCB1500 does not respond to memory space accesses.  |
| 0     | <b>I/O Space Control</b><br>UCB1500 control register I/O space access enable.<br>1 = enable.  |

**[07-06]: Status Register****Table 6: Status Register bit description**

| Bit     | Description   |
|---------|---|
| 15      | <b>PERR detected</b><br>Set to '1' whenever parity error is detected. Write '1' to clear.                                 |
| 14      | <b>SERR asserted</b><br>Set to '1' if UCB1500 asserted $\overline{\text{SERR}}$ . Write '1' to clear.                     |
| 13      | <b>Received master abort</b><br>If set, UCB1500 has received master abort during its slave operation. Write '1' to clear. |
| 12      | <b>Received target abort</b><br>If set, UCB1500 has received target abort during its master operation. Write '1' to clear |
| 11(r)   | <b>Target abort</b><br>Always '0'; UCB1500 never signals target abort.  |
| 10-9(r) | <b>Timing</b><br>Always 01b; wait state during slave access to UCB1500.   |
| 8       | <b>PERR reported</b><br>Not implemented, always 0.  |
| 7(r)    | <b>Fast back-to-back capable</b><br>Always '1'; NO wait state between PCI cycles.   |
| 6(r)    | <b>User Definable features</b><br>Always '0'; device does not support user definable features.                            |
| 5(r)    | <b>66 MHz capable bit</b><br>Always '0'; device is 33 MHz device only.  |
| 4(r)    | <b>Capabilities bit</b> (read only)<br>Always '1'; capabilities present.  |
| 3-0     | Reserved.   |

**[08]: Revision ID (read only):** Current revision of chip = 1.

**[0B-09]: Class Code Register (read only):** Value = 070300h for simple communication controller, generic modem. Programmable through EEPROM interface or register 47-45h.

**[0C]: Cache Line Size (read only):** Always 0; no cache supported.

**[0D]: Latency Timer****Table 7: Latency Timer register bit description**

| Bit    | Description   |
|--------|---|
| 7-4    | <b>Latency Timer</b><br>Bits 7-4 of the latency timer, in units of PCI clocks * 16.                               |
| 3-0(r) | <b>Latency Timer</b><br>These bits are read only and are always 0000b, giving timer granularity of 16 PCI clocks. |

**[0E]: Header Type (read only):** If multifunction device, value is 80h otherwise 00h.



**[0F]: BIST (read only):** Always 0; no built-in test capability.

**[10]: I/O port base address**

**Table 8: I/O Port Base Address register bit description**

| Bit      | Description  |
|----------|--|
| 31-16(r) | <b>I/O port Base address</b><br>A[31:16] always 0.   |
| 15-4     | <b>I/O port Base address</b><br>A[15:4]; programmable address space for control registers. |
| 3-1      | Always 000b  |
| 0        | Always 1b  |

**[2C-2F] Subsystem ID/Subsystem Vendor ID (read only):** Programmable through EEPROM interface or through register 6e-6ch. Default Value = 3400h/1131h.

**[34] Capability pointer (read only):** 80h points to start offset of power management registers.

**[3C]: Interrupt Register**

**Table 9: Interrupt Register bit description**

| Bit  | Description  |
|------|--|
| 15:8 | <b>Interrupt pin (read only)</b><br>Always 01h; interrupt pin connected to $\overline{INTA}$ . |
| 7:0  | <b>Interrupt line</b><br>Interrupt line routing information.                                   |

**[40-43] Device ID Write / Vendor ID Write:** This register contains a copy of the Device ID and Vendor ID registers. Writing to this register will update the original Device ID and Vendor ID registers (offset 0h - 3h).

**[44h]: Revision ID:** Same as offset 08h.

**[45-47] Class code Write:** This register contains a copy of the Class Code registers. Writing to this register will update the original Class Code registers (offset 9h-Bh).

**[48]: EEPROM status register /Misc**

**Table 10: EEPROM Status register bit description**

| Bit | Description  |
|-----|--|
| 0   | <b>EEPROM autoloading status</b><br>If set, EEPROM autoloading cycle is in progress. |

**[50]: Test Register (For internal use only)****Table 11: Test Register bit description**

| Bit | Description  |
|-----|--|
| 0   | <p><b>Test Mode Enable</b></p> <p>If set, chip operates under test mode. If '0', chip operates normally.</p>   |
| 1   | <p><b>EEPROM Autoload enable</b></p> <p>If set, EEPROM autoload is disabled. If '0', EEPROM autoload sequence operates as normal, depending on the EEPROM signature. This bit is for testing only.</p> |

**[6A-6B]: Power Management capabilities Write:** This register contains a copy of the Power Management capabilities register. Writing to this register will update the original Power Management capabilities register (offset 82h-83h).

**[6C-6F]: Subsystem-ID Write / Vendor ID Write:** This register contains a copy of the Subsystem-ID/Vendor ID register. Writing to this register will update the original Subsystem-ID/Vendor ID registers (offset 2Ch-2Fh).

**[80]: Capability Identifier (read only):** This register is set to 01h to indicate power management interface registers.

**[81]: Next Item Pointer (read only):** This field provides an offset into the function's PCI Configuration Space pointing to the location of next item in the function's capability list. This register is set to zero, signifying that there are no additional items in the capability list.

**[82]: Power Management Capabilities (read only)****Table 12: Power Management Capabilities register bit description***Read only*

| Bit      | Description   |
|----------|---|
| 15-11(r) | <p><b>PME support</b></p> <p>This 5-bit field indicates the power states in which the function may assert <math>\overline{\text{PME}}</math>. Value is set to 11001 b if <math>V_{\text{AUX\_AV}} = 1</math> to indicate <math>\overline{\text{PME}}</math> can be asserted from D3cold and D0. If <math>V_{\text{AUX\_AV}} = 0</math>, this field is set to 01001b to indicate <math>\overline{\text{PME}}</math> can be asserted from D3hot and D0.</p> <p>The entire setting can be overwritten by BIOS via writing to 6Ah, or an external EEPROM. If <math>V_{\text{AUX\_AV}} = 0</math>, bit 15 shall always be zero. If <math>V_{\text{AUX}} = 1</math>, bit 15 shall reflect the setting of 6Ah, or that loaded from EEPROM.</p> |
| 10(r)    | <p><b>D2 support</b></p> <p>This bit is set to '0' to indicate that function does not support the D2 power management state. This setting can be overwritten by BIOS via 6Ah, or with the external EEPROM.</p>  |
| 9(r)     | <p><b>D1 support</b></p> <p>This bit is set to '0' to indicate that function does not support the D1 power management state. This setting can be overwritten by BIOS via 6Ah, or with the external EEPROM.</p>  |
| 8-6(r)   | <p><b>Aux_Current</b></p> <p>These bits are set to '0' for PCI-PM 1.0 compliance. For PCI-PM 1.1 compliance, these bits are overwritten by BIOS via 6Ah, or loaded from an external EEPROM to reflect the <math>3.3V_{\text{AUX}}</math> current requirement.</p>   |
| 5(r)     | <p><b>DSI</b></p> <p>The Device Specific Initialization bit indicates whether special initialization of this function is required (beyond the standard PCI configuration header) before the generic class device driver is able to use it. This register is set to '0' to indicate that it does not require special initialization.</p>   |
| 4(r)     | Reserved.   |
| 3(r)     | <p><b>PME Clock</b></p> <p>This bit is a '0', indicating that the function does not rely on the presence of the PCI clock for <math>\overline{\text{PME}}</math> operation.</p>   |
| 2:0(r)   | <p><b>Version</b></p> <p>This register is set to 001b, indicating that this function complies with Rev 1.0 of the <i>PCI Power Management Interface Specification</i>. These bits can also be overwritten by BIOS via 6Ah, or loaded from an external EEPROM to 010b for compliance with PCI-PM 1.1.</p>  |

**[84]: Power Management Control/Status:** ( $V_{AUX}$  powered: **Only** PME Status and PME\_EN are sticky.)

**Table 13: Power Management Control/Status register bit description**

| Bit      | Description   |
|----------|---|
| 15       | <p><b>PME Status - Sticky Bit</b></p> <p>This bit is set when the function would normally assert the <math>\overline{PME}</math> signal independent of the state of the PME_EN bit. This bit is set when a power management event occurs.</p> <p>Writing a '1' to this bit will clear it and cause the function to stop asserting a <math>\overline{PME}</math> (if enabled). Writing a '0' has no effect.</p>                            |
| 14-13(r) | <p><b>Data scale</b></p> <p>Not implemented.</p>  |
| 12-9     | <p><b>Data select</b></p> <p>This 4-bit field is used to select which data is to be reported through the Data register and <b>Data scale</b> field. This function is not implemented in this chip.</p>  |
| 8        | <p><b>PME_EN - Sticky Bit</b></p> <p>A '1' enables the function to assert <math>\overline{PME}</math>. When '0', <math>\overline{PME}</math> assertion is disabled.</p>   |
| 7-2(r)   | Reserved.   |
| 1-0      | <p><b>Power State</b></p> <p>This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. The definition of the field values is given below.</p> <p>00b - D0</p> <p>01b - D1</p> <p>10b - D2</p> <p>11b - D3hot</p> <p>If software writes D1 or D2 and the corresponding bit 10 or 9 or register 82 indicates it is not supported, the state change is discarded.</p> |

**[86-87]: Reserved.**

## 7.2.2 Function 1 Configuration Registers

Table 14: Function 1 configuration registers

| 31-24   | 23-16                   | 15-8  | 7-0                         | Address                        |
|---|-------------------------|---|-----------------------------|--------------------------------|
| <b>Device ID = 3401</b><br>Modified by BIOS via writing to 42h or EEPROM auto loading                                 |                         | <b>Vendor ID = 1131</b><br>Modified by BIOS via writing to 40h or EEPROM auto loading           |                             | 00h                            |
| <b>Status = 0290</b>  |                         | <b>Command = 0000</b>   |                             | 04h                            |
| <b>Class Code = 040100</b><br>Multimedia Audio Device.<br>Modified by BIOS via writing to 45h or EEPROM auto loading. |                         |   | <b>Revision ID = 01</b>     | 08h                            |
| <b>BIST = 00</b>  | <b>Header Type = 00</b> | <b>Latency Timer = 00</b>   | <b>Cache Line Size = 00</b> | 0Ch                            |
| <b>I/O port Base Address [31:16]</b><br>Hardwired to 0000h  |                         | <b>I/O port Base Address[15:0] = 0001</b>   |                             | 10h                            |
| Reserved.   |                         |   |                             | 14h-2Bh                        |
| <b>Subsystem ID = 3401</b><br>Modified by BIOS via writing to 6Eh or EEPROM auto loading                              |                         | <b>Subsystem Vendor ID = 1131</b><br>Modified by BIOS via writing to 6Ch or EEPROM auto loading |                             | 2Ch                            |
| Reserved  |                         |   |                             | 30h                            |
|   |                         |   |                             | <b>Capability Pointer = 80</b> |
| Reserved  |                         |   |                             | 38h                            |
| Reserved  |                         | <b>Interrupt Pin = 01</b>   | <b>Interrupt Line = 00</b>  | 3Ch                            |
| <b>Device ID Write = 3401</b>   |                         | <b>Vendor ID Write = 1131</b>   |                             | 40h                            |
| <b>Class Code Write = 040100</b>  |                         |   | <b>Revision ID = 01</b>     | 44h                            |
| Reserved  |                         |   | <b>EEPROM Status = 00</b>   | 48h                            |
| Reserved  |                         |   |                             | 4C-4Fh                         |
| Reserved  |                         |   | <b>Test Register* = 00</b>  | 50                             |
| Reserved  |                         |   |                             | 54-67h                         |
| <b>PMC Write = 0401</b>   |                         | Reserved  |                             | 68h                            |
| <b>Subsystem ID Write = 3401</b>  |                         | <b>Subsystem Vendor ID Write = 1131</b>   |                             | 6Ch                            |
| Reserved  |                         |   |                             | 70-7fh                         |
| <b>PMC = 0401</b><br>Modified by BIOS via writing to 6Ah, or EEPROM autoloading to PCI-PM1.1                          |                         | <b>Next Item Ptr = 00</b>   | <b>Capability ID = 01</b>   | 80h                            |
| Reserved  |                         | <b>PMCSR = 0000 (S)</b>   |                             | 84h                            |

**[01-00]: Vendor ID (read only):** Programmable through EEPROM interface, or register 40h. Default value = 1131h

**[03-02]: Device ID (read only):** Programmable through EEPROM interface, or register 42h. Default value = 3401h

**[05-04]: Command Register****Table 15: Command Register bit description**

| Bit   | Description   |
|-------|---|
| 15-10 | Reserved.   |
| 9(r)  | <b>Fast Back-to-back Transactions</b><br>Always 0, fast back-to-back transactions is not supported.   |
| 8     | <b>SERR enable</b><br>If set, $\overline{\text{SERR}}$ driver is enabled; if 0, $\overline{\text{SERR}}$ is disabled.   |
| 7(r)  | <b>Address/Data Stepping</b><br>Always 0, address/data stepping is not implemented.   |
| 6     | <b>Parity Error Response</b><br>When set, the device must take its normal action when a parity error is detected. If this bit is 0, the device must ignore any parity errors that it detects and continue normal operation. |
| 5(r)  | <b>VGA Snooping</b><br>Always 0, not implemented.   |
| 4(r)  | <b>Memory Write and Invalidate Command</b><br>Always 0, UCB1500 does not generate memory write and invalidate command.  |
| 3(r)  | <b>Special Cycle Response</b><br>Always 0, UCB1500 ignores all special cycles.  |
| 2     | <b>Bus Master Control</b><br>PCI Master access enable; this bit must be enabled to activate UCB1500 DMA register.<br>1 = enable.  |
| 1(r)  | <b>Memory Space Response</b><br>Always 0, UCB1500 does not respond to memory space accesses.  |
| 0     | <b>I/O Space Control</b><br>UCB1500 control register I/O space access enable.<br>1 = enable.  |

**[07-06]: Status Register****Table 16: Status Register bit description**

| Bit     | Description   |
|---------|---|
| 15      | <b>PERR detected</b><br>Set to '1' whenever parity error is detected. Write '1' to clear.                                 |
| 14      | <b>SERR asserted</b><br>Set to '1' if UCB1500 asserted $\overline{\text{SERR}}$ . Write '1' to clear.                     |
| 13      | <b>Received master abort</b><br>If set, UCB1500 has received master abort during its slave operation. Write '1' to clear. |
| 12      | <b>Received target abort</b><br>If set, UCB1500 has received target abort during its master operation. Write '1' to clear |
| 11(r)   | <b>Target abort</b><br>Always '0'; UCB1500 never signals target abort.  |
| 10-9(r) | <b>Timing</b><br>Always 01b; wait state during slave access to UCB1500.   |
| 8       | <b>PERR reported</b><br>Not implemented, always 0.  |
| 7(r)    | <b>Fast back-to-back capable</b><br>Always '1'; NO wait state between PCI cycles.   |
| 6(r)    | <b>User Definable features</b><br>Always '0'; device does not support user definable features.                            |
| 5(r)    | <b>66 MHz capable bit</b><br>Always '0'; device is 33 MHz device only.  |
| 4(r)    | <b>Capabilities bit</b> (read only)<br>Always '1'; capabilities present.  |
| 3-0     | Reserved.   |

**[08]: Revision ID (read only):** Current revision of chip = 1.

**[0B-09]: Class Code Register (read only):** Value = 040100h for multimedia device, audio. Programmable through EEPROM interface or register 47-45h.

**[0C]: Cache Line Size (read only):** Always 0; no cache supported.

**[0D]: Latency Timer****Table 17: Latency Timer register bit description**

| Bit    | Description  |
|--------|--|
| 7-4    | <b>Latency Timer</b><br>Bits 7-4 of the latency timer, in units of PCI clocks * 16.  |
| 3-0(r) | <b>Latency Timer</b><br>Bits 3-0 of the latency timer. These bits are read only and are always 0000b, giving timer granularity of 16 PCI clocks. |

**[0E]: Header Type (read only):** Always 0.

**[0F]: BIST (read only):** Always 0; no built-in test capability.

**[10]: I/O port base address**

**Table 18: I/O Port Base Address register bit description**

| Bit      | Description  |
|----------|--|
| 31-16(r) | <b>I/O port Base address</b><br>A[31:16] always 0.   |
| 15-4     | <b>I/O port Base address</b><br>A[15:4]; programmable address space for control registers. |
| 3-1      | Always 000b  |
| 0        | Always 1b  |

**[2C-2F] Subsystem ID/Subsystem Vendor ID (read only):** Programmable through EEPROM interface or through register 6E-6Ch. Default Value = 3401h / 1131h.

**[34] Capability pointer (read only):** 80h points to start offset of power management registers.

**[3C]: Interrupt Register**

**Table 19: Interrupt Register register bit description**

| Bit  | Description   |
|------|---|
| 15:8 | <b>Interrupt pin (read only)</b><br>Always 01h interrupt pin connected to $\overline{INTA}$ . |
| 7:0  | <b>Interrupt line</b><br>Interrupt line routing information.                                  |

**[40-43] Device ID Write / Vendor ID Write:** This register contains a copy of the Device ID and Vendor ID registers. Writing to this register will update the original Device ID and Vendor ID registers (offset 0h-3h).

**[44h]: Revision ID:** Same as offset 08.

**[45-47] Class code Write:** This register contains a copy of the Class Code registers. Writing to this register will update the original Class Code registers (offset 9h-Bh).

**[48]: EEPROM status register /Misc**

**Table 20: EEPROM Status Register / Misc. register bit description**

| Bit | Description  |
|-----|--|
| 0   | <b>EEPROM autoloading status</b><br>If set, EEPROM autoloading cycle is in progress. |



**[50]: Test Register (For internal use only)****Table 21: Test Register register bit description**

| Bit | Description  |
|-----|--|
| 0   | <p><b>Test Mode Enable</b></p> <p>If set, chip operates under test mode. If '0', chip operates normally.</p>   |
| 1   | <p><b>EEPROM Autoload Enable</b></p> <p>If set, EEPROM autoload is disabled. If '0', EEPROM autoload sequence operates as normal, depending on the EEPROM signature. This bit is for testing only.</p> |

**[6A-6B]: Power Management capabilities Write:** This register contains a copy of the Power Management capabilities register. Writing to this register will update the original Power Management capabilities register (offset 82h-83h).

**[6C-6F]: Subsystem-ID Write / Vendor ID Write:** This register contains a copy of the Subsystem-ID/Vendor ID register. Writing to this register will update the original Subsystem-ID/Vendor ID registers (offset 2Ch-2Fh).

**[80]: Capability Identifier (read only):** This register is set to 01h to indicate power management interface registers.

**[81]: Next Item Pointer (read only):** This field provides an offset into the function's PCI Configuration Space pointing to the location of next item in the function's capability list. This register is set to zero, signifying that there are no additional items in the capability list.

**[82]: Power Management Capabilities (read only)****Table 22: Power Management Capabilities register bit description***Read only*

| Bit      | Description   |
|----------|---|
| 15-11(r) | <p><b>PME support</b></p> <p>This 5-bit field indicates the power states in which the function may assert <math>\overline{\text{PME}}</math>. Value is set to 00000b to indicate no <math>\overline{\text{PME}}</math> can be asserted.</p> <p>The entire setting can be overwritten by BIOS via writing to 6Ah, or an external EEPROM. If <math>V_{\text{AUX\_AV}} = 0</math>, bit 15 shall always be zero. If <math>V_{\text{AUX}} = 1</math>, bit 15 shall reflect the setting of 6Ah, or that loaded from EEPROM.</p> |
| 10(r)    | <p><b>D2 support</b></p> <p>This bit is set to '1' to indicate that function supports the D2 power management state. This setting can be overwritten by BIOS via 6Ah, or with the external EEPROM.</p>  |
| 9(r)     | <p><b>D1 support</b></p> <p>This bit is set to '0' to indicate that function does not support the D1 power management state. This setting can be overwritten by BIOS via 6Ah, or with the external EEPROM.</p>  |
| 8-6(r)   | <p><b>Aux_Current</b></p> <p>These bits are set to '0' for PCI-PM 1.0 compliance. For PCI-PM 1.1 compliance, these bits are overwritten by BIOS via 6Ah, or loaded from an external EEPROM to reflect the <math>3.3V_{\text{AUX}}</math> current requirement.</p>   |
| 5(r)     | <p><b>DSI</b></p> <p>The Device Specific Initialization bit indicates whether special initialization of this function is required (beyond the standard PCI configuration header) before the generic class device driver is able to use it. This register is set to '0' to indicate that it does not require special initialization.</p>   |
| 4(r)     | Reserved.   |
| 3(r)     | <p><b>PME Clock</b></p> <p>This bit is a '0', indicating that the function does not rely on the presence of the PCI clock for <math>\overline{\text{PME}}</math> operation.</p>   |
| 2:0(r)   | <p><b>Version</b></p> <p>This register is set to 001b, indicating that this function complies with Rev 1.0 of the <i>PCI Power Management Interface Specification</i>. These bits can also be overwritten by BIOS via 6Ah, or loaded from an external EEPROM to 010b for compliance with PCI-PM 1.1.</p>  |

**[84]: Power Management Control/Status ( $V_{AUX}$  powered)****Table 23: Power Management Control/Status register bit description** *$V_{AUX}$  powered.*

| Bit      | Description   |
|----------|---|
| 15       | <p><b>PME Status - Sticky Bit</b></p> <p>This bit is set when the function would normally assert the <math>\overline{PME}</math> signal independent of the state of the <math>PME\_EN</math> bit. This bit is set when a power management event occurs.</p> <p>Writing a '1' to this bit will clear it and cause the function to stop asserting a <math>\overline{PME}</math> (if enabled). Writing a '0' has no effect.</p>              |
| 14-13(r) | <p><b>Data scale</b></p> <p>Not implemented.</p>  |
| 12-9     | <p><b>Data select</b></p> <p>This 4-bit field is used to select which data is to be reported through the Data register and <b>Data scale</b> field. This function is not implemented in this chip.</p>  |
| 8        | <p><b>PME_EN - Sticky Bit</b></p> <p>A '1' enables the function to assert <math>\overline{PME}</math>. When '0', <math>\overline{PME}</math> assertion is disabled.</p>   |
| 7-2(r)   | Reserved.   |
| 1-0      | <p><b>Power State</b></p> <p>This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. The definition of the field values is given below.</p> <p>00b - D0</p> <p>01b - D1</p> <p>10b - D2</p> <p>11b - D3hot</p> <p>If software writes D1 or D2 and the corresponding bit 10 or 9 or register 82 indicates it is not supported, the state change is discarded.</p> |

**[86-87]: Reserved**

## 8. Control Registers

To access any of the registers listed below, HOST needs to:

- I/O write 8-bit data to the index port.
- Read 8/16 bits from data port or write 8/16 bits to data port.

Data and Index Port Addresses are as follows:

- Data Port = base address + 0h
- Index Port = base address + 2h

All registers bits default to a value of 0 at power-up, unless otherwise stated. Sticky bits initially have unknown values at power-up, and retain programmed values if  $V_{AUX}$  is available.

In addition to the Data port and the Index port, there are also status ports 1 and 2. These ports can be used for interrupt handling. See section on interrupts for details. The status port addresses are as follows:

- Status port1 = base address + 4h (DMA status)
- Status port2 = base address + ch (AC97 status)

**Remark:** Base address is specified in register 10h of the PCI configuration space. All registers are word-based, accessible by HOST. All registers are read/write registers, unless specified otherwise by the following notation: (r) = read only, (w) = write only. Unless sticky or otherwise stated, all read/write registers default to zero at PCI reset. All reserved or unimplemented registers are hardwired to 0.

Function 0 and Function 1 registers can be accessed through the specified I/O base address programmed into register 10h. Even though function 0 and function 1 can access the registers through different I/O addresses, there is only one physical set of control registers for both functions. As a result of this, if function 0 writes to register 0 for example, followed by function 1 write to register 0, then if function 0 reads register 0, it will get the value written by function 1.

### 8.1 DMA Registers

#### 8.1.1 [0000-000F] Reserved.

#### 8.1.2 [0010]: Receive DMA #1 Descriptor Table Pointer (DTP) register

Table 24: Receive DMA #1 DTP register bit description

| Bit  | Description  |
|------|--|
| 15-3 | <b>Descriptor Table Pointer [15:3]</b><br>Bits 15-3 of receive DMA #1 Descriptor Table Pointer. 32-bit DTP points to location of descriptor table in local memory. |

### 8.1.3 [0011]: Receive DMA #1 Descriptor table pointer (DTP) register

Table 25: Receive DMA #1 DPT register bit description

| Bit  | Description   |
|------|---|
| 15-0 | <b>Descriptor Table Pointer [31:16]</b><br>Bits 31-16 of receive DMA #1 Descriptor Table Pointer. |

### 8.1.4 [0012]: Receive DMA #1 FIFO count register

Table 26: Receive DMA #1 FIFO count register bit description

| Bit    | Description  |
|--------|--|
| 15(r)  | <b>Open PCI Master Cycle</b><br>(For internal use only): This bit is set if there is an outstanding PCI master cycle as a result of PCI retry termination by the target. Software should wait for this bit to be cleared when initiating another DMA transfer right after an aborted DMA transfer. |
| 14     | <b>DTP Invalid Bit Mask</b><br>If this bit is set to '1', the receive DMA engine will not stop even if the current descriptor fetched has the invalid bit set.   |
| 13-7   | Reserved.  |
| 6-0(r) | <b>Receive DMA #1 FIFO count</b><br>(For internal use only) number of received bytes that is still in the internal 64-byte FIFO.   |

### 8.1.5 [0013]: Receive DMA #1 command register

Table 27: Receive DMA #1 Command Register bit description

| Bit   | Description   |
|-------|---|
| 15-14 | <b>Threshold level</b><br>Specifies the level at which data is transferred from the 64-byte FIFO to main memory. Recommended setting is for at least 16 bytes threshold.<br>00 = 4 bytes, data will be transferred to memory as soon as there is at least 4 bytes of receive data in the receive FIFO<br>01 = 16 bytes<br>10 = 32 bytes<br>11 = 48 bytes  |
| 13    | <b>Buffer Overrun auto recovery</b> (for internal user only)<br>If set, UCB1500 will automatically recover from buffer overrun without user intervention. Upon detecting an overrun condition, UCB1500 will clear the invalid bit of the current descriptor, flush the internal FIFO, and then resume the DMA cycle. UCB1500 keeps track of the number of DMA errors caused by buffer overrun and will generate the auto recovery cycle until the count reaches 15h at which time the DMA cycle is aborted. |
| 12(r) | <b>Receive DMA #1 Abort status</b><br>This read-only bit is set if the receive channel has been aborted as a result of a PCI abort or a software abort or a DMA error. The condition is cleared by writing a '1' to the receive DMA clear abort bit, bit 5 of this register.  |

Table 27: Receive DMA #1 Command Register bit description...continued

| Bit   | Description   |
|-------|---|
| 11(r) | <b>Receive DMA #1 DT full</b><br>This read-only bit is set whenever all the receive descriptors for DMA #1 have been used, and the receive DMA is done. If descriptor table is setup as a circular queue, this bit does not become set. Writing a '1' to this register clears this status bit.            |
| 10-9  | Reserved.   |
| 8(r)  | <b>Receive-DMA #1 active status</b><br>If set, DT of receive DMA #1 is currently receiving data.  |
| 7     | <b>Receive DMA #1 enable</b><br>Must be set to 1.   |
| 6     | Reserved.   |
| 5(w)  | <b>Receive DMA #1 clear abort</b><br>Setting this bit clears the receive abort condition. This also clears bit 12 of this register.   |
| 4(w)  | <b>Receive DMA #1 software abort</b><br>Setting this bit immediately aborts receive cycle and disables receive DMA #1. This also causes bit 12 of this register to become set.  |
| 3     | Reserved.   |
| 2(w)  | <b>Start receive-DMA #1</b><br>Set this bit to 1 initiate DMA#1 receive mode after the receive descriptor tables are setup.   |
| 1     | <b>HOLD status/acknowledge</b><br>If this bit is set upon a read access, the UCB1500 is currently in the hold condition, as a result of reading an invalid descriptor entry, and is waiting for an acknowledgment before proceeding. Writing a 1 to this bit will send a hold acknowledge to the UCB1500. |
| 0     | Reserved.   |

#### 8.1.6 [0014-0015]: Transmit DMA #1 descriptor table pointer (DTP).

- [0014] lower 16-bit of DTP
- [0015] higher 16-bit of DTP

## 8.1.7 [0016]: Transmit DMA #1 FIFO count register

Table 28: Transmit DMA #1 FIFO count register bit description

| Bit    | Description   |
|--------|---|
| 15(r)  | <b>Open PCI Master Cycle</b> (for internal use only)<br>This bit is set if there is an outstanding PCI master cycle as a result of PCI retry termination by the target. Software should wait for this bit to be cleared when initiating another DMA transfer right after an aborted DMA transfer. |
| 14     | <b>DTP Invalid Bit Mask</b><br>If this bit is set to '1', the transmit DMA engine will transmit data from the current descriptor fetched even if the invalid bit set.   |
| 13-7   | Reserved.   |
| 6-0(r) | <b>Transmit DMA #1 FIFO count</b> (for internal use only)<br>Number of bytes to be transmitted that is still in the internal 64-byte FIFO.  |

## 8.1.8 [0017]: Transmit DMA #1 command register

Table 29: Transmit DMA #1 Command Register bit description

| Bit   | Description   |
|-------|---|
| 15-14 | <b>Threshold level</b><br>Specifies the level at which data is transferred from the memory to the 64-byte transmit FIFO. The recommended setting for this register is 32 bytes threshold.<br>00 = 16 bytes, data will be transferred from memory as soon as there is at least 16 bytes of free space in the transmit FIFO.<br>01 = 32 bytes<br>10 = 48 bytes<br>11 = 60 bytes |
| 13    | Reserved.   |
| 12(r) | <b>Transmit DMA #1 Abort status</b><br>This read-only bit is set if the transmit channel has been aborted as a result of a PCI, D-channel contention or a software abort. The condition is cleared by writing a '1' to the transmit DMA clear abort bit, bit 5 of this register.  |
| 11(r) | <b>Transmit DMA #1 DT full</b><br>This read only bit is set whenever all the transmit descriptors for DMA #1 have been used, and the transmit DMA is done. If descriptor table is setup as a circular queue, this bit does not become set. Writing a 1 to this register clears this status bit.   |
| 10-9  | Reserved.   |
| 8(r)  | <b>Transmit-DMA #1 active status</b><br>If set, DT of transmit DMA #1 is currently transmitting data.   |
| 7     | <b>Transmit DMA #1 enable</b><br>Must be set to 1.  |
| 6     | Reserved.   |
| 5(w)  | <b>Clear Abort</b><br>Set this bit to 1 to clear abort status initiated by setting the transmit abort bit. This bit clears the PCI abort and transmit abort condition. This is a write only bit and it automatically goes back to 0 after one clock.  |

Table 29: Transmit DMA #1 Command Register bit description...continued

| Bit  | Description   |
|------|---|
| 4(w) | <p><b>Immediate Transmit Abort</b></p> <p>Set this bit to immediately abort the current block transmission. The fifo will also be flushed. A partial initialization will be required to resume the transmission. After setting this bit to 1, set bit 5 of this register, then clear this bit. See abort procedures for more details.</p>   |
| 4(r) | <p><b>Abort status</b></p> <p>PCI aborted, or Software aborted, or DMA underrun = 1.</p>  |
| 3    | <p><b>Normal Transmit Abort</b></p> <p>Set this bit to abort the current block transmission after the current data buffer has been completely transmitted. The FIFO will also be flushed. A partial initialization will be required to resume the transmission. After setting this bit to 1, set bit 5 of this register, then clear this bit. See abort procedures for more details</p> |
| 2(w) | <p><b>Start transmit-DMA #1</b></p> <p>Set this bit to initiate DMA#1 transmit mode after the transmit descriptor tables are ready.</p>   |
| 1    | <p><b>HOLD status/acknowledge</b></p> <p>If this bit is set upon a read access, the UCB1500 is currently in the hold condition, as a result of reading an invalid descriptor entry, and is waiting for an acknowledgment before proceeding. Writing a '1' to this bit will send a hold acknowledge to the UCB1500.</p>  |
| 0    | Reserved.   |

### 8.1.9 [0018-0019] Receive DMA #0 descriptor table pointer (DTP)

#### 8.1.10 [001a]: Receive DMA #0 FIFO count register.

#### 8.1.11 [001b]: Receive DMA #0 command register

Similar to Receive DMA #1 command register.

#### 8.1.12 [001c-001d]: Transmit DMA #0 descriptor table pointer(DTP)

#### 8.1.13 [001e]: Transmit DMA #0 FIFO counter register

#### 8.1.14 [001f]: Transmit DMA #0 command register

Similar to Transmit DMA #1 command register

#### 8.1.15 [0020 - 002F] Reserved

#### 8.1.16 [0030]: Receive DMA #1 Byte Counter

Table 30: Receive DMA #1 Byte Counter register bit description

| Bit  | Description   |
|------|---|
| 15-0 | <p><b>Receive DMA #1 Byte Counter</b></p> <p>Number of valid bytes in the data buffer pointed to by receive DMA #1 current descriptor entry. This counter counts up from 0 and contains the number of bytes received and transferred to memory.</p> |



**8.1.17 [0031]: Receive DMA #1 DT Index****Table 31: Receive DMA #1 DT Index register bit description**

| Bit  | Description   |
|------|---|
| 15-8 | Reserved.   |
| 7-0  | <b>Receive DMA #1 DT index</b><br>Receive DMA #1 pointer to the current descriptor being processed in the descriptor table. |

**8.1.18 [0032 - 0033]: Reserved****8.1.19 [0034]: Transmit DMA #1 Byte Counter****Table 32: Transmit DMA #1 Byte Counter register bit description**

| Bit  | Description  |
|------|--|
| 15-0 | <b>Transmit DMA #1 Byte Counter</b><br>Number of valid bytes in the data buffer pointed to by transmit DMA #1 current descriptor entry. This counter counts down beginning with the length programmed into the current descriptor entry and contains the number of bytes in the data buffer that has not been transferred yet. |

**8.1.20 [0035]: Transmit DMA #1 DT Index****Table 33: Transmit DMA #1 DT Index register bit description**

| Bit  | Description   |
|------|---|
| 15-8 | Reserved.   |
| 7-0  | <b>Transmit DMA #1 DT index</b><br>Transmit DMA #1 pointer to the current descriptor being processed in the descriptor table. |

**8.1.21 [0035 - 0037]: Reserved****8.1.22 [0038]: Receive DMA #0 Byte Counter****8.1.23 [0039]: Receive DMA #0 DT Index****8.1.24 [0040 - 003B]: Reserved****8.1.25 [003C]: Transmit DMA #0 Byte Counter****8.1.26 [003D]: Transmit DMA #0 DT Index****8.1.27 [003D-0053]: Reserved**

## 8.1.28 [0054]: Miscellaneous

Table 34: Miscellaneous register bit description

| Bit   | Description   |
|-------|---|
| 15-14 | Reserved.   |
| 13    | <b>PCI read retry complete</b><br>If set, UCB1500 will always complete any read cycle that is being retried by the PCI target even if DMA is aborted. The data returned is then discarded. Recommended setting is 1.  |
| 12    | Reserved.   |
| 11-10 | <b>PCI bus outstanding cycle limit</b><br>00 = allow 1 outstanding PCI master read cycle and 1 master write cycle.<br>01 = allow 2 outstanding PCI master read cycles and 1 master write cycle.<br>Other read cycles are allowed to proceed ahead of write cycles.<br>Other values are reserved |
| 9     | <b>Software reset</b><br>While set, internal state machine and IO registers revert to power-up state (see software rest section).   |
| 8-0   | Reserved  |

## 8.1.29 [0055-56]: Reserved

## 8.1.30 [0057]: Miscellaneous

Table 35: Miscellaneous register bit description

| Bit  | Description   |
|------|---|
| 15-9 | Reserved.   |
| 8    | <b>Control register access</b><br>Control how I/O space can be accessed in different power states. Note that this bit applies to each function separately. <ul style="list-style-type: none"> <li>• If set to '1', then for each of function, I/O register access is allowed if the function is programmed to D0, D1 or D2 power state. If the function is programmed to D3 power state, all I/O register access will be ignored, even if its I/O space access bit is enabled in the PCI command register.</li> <li>• If set to '0' (default), then for each function, I/O register access is allowed if the function is programmed to D0 power state. If the function is programmed to D1, D2 or D3 power state, all I/O register access will be ignored.</li> </ul> |
| 7    | <b>Function 1 Enable</b><br>If set to '1', function 1 configuration space will be enabled, otherwise, EEPROM will determine if it is enabled or not.  |
| 6    | Reserved. Must be set to 1.   |
| 5(r) | <b>Function 1 status</b><br>If '1', function 1 is enabled during reset.   |
| 4(r) | <b>EEPROM autoloading</b><br>If '1', EEPROM autoloading is enabled during reset.  |
| 3-0  | Reserved.   |

## 8.2 Interrupt Controller Registers

### Note:

- Interrupt status can also be read by accessing the status port 1.
- When UCB1500 generates an interrupt, first interrupt blocks the subsequent interrupts. Thus, when the interrupt routine acknowledges the interrupt, only the first sequence of interrupt event gets cleared. The UCB1500 would then generate another interrupt to account for the subsequent events, which will then be cleared by the next acknowledge from the interrupt service routine.

### 8.2.1 [0058]: Host interrupt enable #1

Table 36: Host interrupt enable #1 register bit description

| Bit   | Description   |
|-------|---|
| 15-12 | Reserved.   |
| 11    | <b>Transmit DMA #1 DT done/Hold</b><br>If set, an interrupt will occur whenever the current DMA #1 transmit DT has been fully utilized. Also, an interrupt will occur when a hold condition takes place.  |
| 10-9  | Reserved.   |
| 8     | <b>Receive DMA #1 DT done/Hold</b><br>If set, an interrupt will occur if the current receive DMA #1 DT is full. Interrupt occurs after all the data area is filled in the current DT and after all the current DT entries status have been updated. Also, an interrupt will occur when a hold condition takes place.  |
| 7-3   | Reserved.   |
| 2     | <b>Receive DMA #1 DMA done:</b><br>If set, an interrupt will occur after every received block on DMA # 1 receive channel. Interrupt occurs after all the current DT entry data area is filled and after the current DT entry status has been updated. Each DT entry can only have one frame or part of a frame in it. Each new frame will require a new DT entry. |
| 1-0   | Reserved.   |

### 8.2.2 [0059]: Host interrupt enable #2

Table 37: Host interrupt enable #2 register bit description

| Bit  | Description  |
|------|--|
| 15-6 | Reserved.  |
| 5    | <b>Transmit DMA #1 Error</b><br>If set, an interrupt will occur if the transmit DMA #1 causes a transmit buffer underrun by not servicing a transmit buffer fetch request. |
| 4-3  | Reserved.  |
| 2    | <b>Receive DMA #1 Error</b><br>If set, an interrupt will occur if the receive DMA #1 is overrun.   |
| 1-0  | Reserved.  |

### 8.2.3 [005a]: Host interrupt status-register #1

Table 38: Host interrupt status-register bit description

| Bit      | Description                         |
|----------|-------------------------------------|
| 15(r)    | Logical OR of register 5b.          |
| 14-12(r) | Reserved.                           |
| 11(r)    | <b>Transmit DMA #1 DT done/Hold</b> |
| 10-9     | Reserved.                           |
| 8(r)     | <b>Receive DMA #1 DT done/Hold</b>  |
| 7-3      | Reserved.                           |
| 2(r)     | <b>Receive DMA #1 done</b>          |
| 1-0(r)   | Reserved.                           |

### 8.2.4 [005b]: Host interrupt status-register #2

Table 39: Host interrupt status-register #2 bit description

| Bit  | Description                  |
|------|------------------------------|
| 15-6 | Reserved.                    |
| 5(r) | <b>Transmit DMA #1 Error</b> |
| 4-3  | Reserved.                    |
| 2(r) | <b>Receive DMA #1 Error</b>  |
| 1-0  | Reserved.                    |

### 8.2.5 [005c]: Reserved

Should **NEVER** be accessed (read or written).

### 8.2.6 [005d]: Reserved

### 8.2.7 [005e]: Host interrupt enable #3

Table 40: Host interrupt enable #3 register bit description

| Bit   | Description  |
|-------|--|
| 15    | <b>Transmit DMA #0 done</b><br>If set, interrupt will occur after DMA portion of transmit cycle is done. Part of the frame may still be in the internal FIFO, and not yet transmitted. |
| 14    | <b>Transmit DMA #1 done</b>  |
| 13-12 | Reserved.  |
| 11    | <b>Counter #0 interrupt</b>  |
| 10    | <b>Counter #1 interrupt</b>  |
| 9-7   | Reserved.  |
| 5     | <b>Transmit DMA #0 error</b>   |
| 4     | <b>Receive DMA #0 error</b>  |
| 3     | <b>Transmit DMA #0 DT done/Hold</b>  |
| 2     | <b>Receive DMA #0 DT done/Hold</b>   |
| 1     | Reserved.  |
| 0     | <b>Receive DMA #0 done</b>   |

### 8.2.8 [005f]: Host interrupt status register #3

Table 41: Host interrupt status register #3 bit description

| Bit   | Description                  |
|-------|------------------------------|
| 15    | Transmit DMA #0 done         |
| 14    | Transmit DMA #1 done         |
| 13-12 | Reserved.                    |
| 11    | Counter #0 interrupt         |
| 10    | Counter #1 interrupt         |
| 9-7   | Reserved.                    |
| 5     | Transmit DMA #0 error        |
| 4     | Receive DMA #0 error         |
| 3     | Transmit DMA #0 DT done/Hold |
| 2     | Receive DMA #0 DT done/Hold  |
| 1     | Reserved.                    |
| 0     | Receive DMA #0 done          |

### 8.2.9 [0060-0061]: Reserved

## 8.3 General purpose counters

### 8.3.1 [0062]: General purpose counter #1

Table 42: General purpose counter #1 register bit description

| Bit  | Description  |
|------|--|
| 15-0 | <p><b>Counter #1</b></p> <p>16-bit up counter. Writes to this register specifies the stop value for this counter. This counter can generate an interrupt when stop value is reached by programming the interrupt enable registers.</p> |

### 8.3.2 [0063]: Counter control #1

Table 43: Counter control #1 register bit description

| Bit   | Description  |
|-------|--|
| 15-12 | <p><b>Counter #0 rate control:</b></p> <p>0000 = disable</p> <p>0001 = <math>PCICLK/_{32}</math></p> <p>0010 = <math>PCICLK/_{64}</math></p> <p>0011 = <math>PCICLK/_{128}</math></p> <p>0100 = <math>PCICLK/_{256}</math></p> <p>0101 = <math>PCICLK/_{512}</math></p> <p>0110 = <math>PCICLK/_{1024}</math></p> <p>0111 = <math>PCICLK/_{2048}</math></p> <p>1000 = <math>PCICLK/_{4096}</math></p> <p>1001 = <math>PCICLK/_{8192}</math></p> <p>1010 = <math>PCICLK/_{16384}</math></p> <p>1011 = <math>PCICLK/_{32768}</math></p> <p>1100 = <math>PCICLK/_{65536}</math></p> <p>1101 = <math>PCICLK/_{131072}</math></p> <p>1110 = <math>PCICLK/_{262144}</math></p> <p>1111 = <math>PCICLK/_{524288}</math></p> |
| 11-8  | <p><b>Counter #1 rate control:</b></p> <p>See counter #0 control.</p>  |
| 7-0   | Reserved.  |

### 8.3.3 [0064]: Counter control #2

Table 44: Counter control #2 register bit description

| Bit  | Description   |
|------|---|
| 15-4 | Reserved.   |
| 3    | <p><b>Clear counter #0</b></p> <p>Writing a '1' to this bit will clear and then restart counter #1.</p> |
| 2    | <p><b>Clear counter #1</b></p> <p>Writing a '1' to this bit will clear and then restart counter #0.</p> |
| 1-0  | Reserved.   |

**8.3.4 [0065]: General purpose counter #0**

See register 62 for description.

**8.3.5 [0066-0067]: Reserved****8.4 EEPROM****8.4.1 [0068]: EEPROM data register****Table 45: EEPROM data register bit description**

| Bit  | Description               |
|------|---------------------------|
| 15-0 | <b>16-bit EEPROM data</b> |

This register does not control the EEPROM state machine. These data are read/write data for the EEPROM auto mode.

**8.4.2 [0069]: EEPROM control #1****Table 46: EEPROM control #1 register bit description**

| Bit    | Description   |
|--------|---|
| 15-13  | Reserved.   |
| 12     | <b>Manual mode: EEPROM data input</b>   |
| 11     | <b>Manual mode: EEPROM data output</b>  |
| 10     | <b>Manual mode: EEPROM data output enable</b>   |
| 9      | <b>Manual mode: EEPROM clock</b>  |
| 8(w)   | <b>Auto mode: 1 = EEPROM write data cycle, 0 = read cycle</b>   |
| 7-1(w) | <b>Auto mode: EEPROM address bits 7-1 of the EEPROM address</b><br>Bit 0 is always 0 when accessing the EEPROM. |
| 0(w)   | <b>Auto mode: 1 = START</b><br>Start auto mode a 16-bit EEPROM cycle sequencer.                                 |

**8.4.3 [006a] EEPROM control #2****Table 47: EEPROM control #2 register bit description**

| Bit  | Description   |
|------|---|
| 15-5 | Reserved.   |
| 4(r) | <b>1 = EEPROM ERROR in the previous cycle</b><br>EEPROM acknowledge not received. |
| 3(r) | <b>EEPAUTO</b><br>1 = Power-up Auto load EEPROM initialization in progress.       |
| 2(r) | <b>1 = Auto mode EEPROM cycle in progress status</b>                              |
| 1    | Reserved.   |
| 0    | <b>1 = EEPROM in manual mode</b>  |

**8.4.4 [006b-009f]: Reserved**

## 8.5 DMA counter control

### 8.5.1 [00a0]: Counter control/status for channel #1

Table 48: Counter control/status for channel #1 register bit description

| Bit  | Description   |
|------|---|
| 15-1 | Reserved.   |
| 0    | <b>General counter #0 overflow</b><br>Indicates general purpose counter #0 (reg 62h) overflow if set. |

### 8.5.2 [00a1-00af]: Reserved.

### 8.5.3 [00b0]: Counter control/status for channel #0

Table 49: Counter control/status for channel #0 register bit description

| Bit  | Description   |
|------|---|
| 15-1 | Reserved.   |
| 0    | <b>General counter #1 overflow</b><br>Indicates general purpose counter #1 (reg 65h) overflow if set. |

### 8.5.4 [00b1-00bf]: Reserved

## 8.6 AC-97 registers

### 8.6.1 [00c0]: AC97 DMA Channel 0 rate

Table 50: AC97 DMA channel 0 rate register bit description

| Bit  | Description   |
|------|---|
| 15-8 | <b>Receive rate</b><br>Used to specify receive sample rate for receive channel #0.<br>Rate = 48 kHz * Receive rate / 256<br>For example, if set to 80h, every other AC97 received frame will be discarded by UCB1500.<br>00h = 256 (default mode = 48 kHz)<br>ffh = 255   |
| 7-0  | <b>Transmit rate</b><br>Used to specify transmit sample rate for transmit channel #0.<br>Rate = 48 kHz * Transmit rate / 256<br>For example, if set to 80h, every other AC97 frame transmitted will contain valid data.<br>00h = 256 (default mode = 48 kHz)<br>ffh = 255 |



## 8.6.2 [00c1]: DMA Channel 0 output slot enable

Table 51: DMA Channel 0 output slot enable register bit description

| Bit   | Description   |
|-------|---|
| 15-14 | <p><b>PCM LFE output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 9.</p> <p>00 = disable</p> <p>01 = transmit 16-bit data</p> <p>10 = transmit 18-bit data</p> <p>11 = transmit 20-bit data</p> |
| 13-12 | <p><b>PCM Center output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 6.<br/>(Same encoding as bits 15-14.)</p>  |
| 11-10 | <p><b>Line 2 DAC output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 10.<br/>(Same encoding as bits 15-14.)</p>   |
| 9-8   | <p><b>Line 1 DAC output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 5.<br/>(Same encoding as bits 15-14.)</p>  |
| 7-6   | <p><b>PCM right surround output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 8.<br/>(Same encoding as bits 15-14.)</p>  |
| 5-4   | <p><b>PCM left surround output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 7.<br/>(Same encoding as bits 15-14.)</p>   |
| 3-2   | <p><b>PCM right channel output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 4.<br/>(Same encoding as bits 15-14.)</p>   |
| 1-0   | <p><b>PCM left channel output slot enable</b></p> <p>Enables transmit channel #0 DMA output during AC97 slot 3.<br/>(Same encoding as bits 15-14.)</p>  |

## 8.6.3 [00c2]: DMA Channel 0 input slot enable / miscellaneous

Table 52: DMA Channel 0 input slot enable / miscellaneous register bit description

| Bit   | Description  |
|-------|--|
| 15    | Reserved.  |
| 14    | <b>PCM left/right channel bind</b><br>If set, receive channel #0 DMA will store data received on AC97 slot 3 and 4 together in such a way that bits[3-0] of slot 3 and bits[19-16] of slot 4 will be stored as 1 byte. |
| 13-12 | Reserved.  |
| 11-10 | <b>Handset ADC input slot enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 11.<br>(Same encoding as bits 1-0.)   |
| 9-8   | <b>Microphone ADC input slot enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 6.<br>(Same encoding as bits 1-0.)   |
| 7-6   | <b>Line 2 ADC input slot enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 10.<br>(Same encoding as bits 1-0.)  |
| 5-4   | <b>Line 1 ADC input slot enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 5.<br>(Same encoding as bits 1-0.)   |
| 3-2   | <b>PCM right channel input slot enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 4.<br>(Same encoding as bits 1-0.)  |
| 1-0   | <b>PCM left channel input slot enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 3.<br><br>00 = disable<br>01 = store 16-bits<br>10 = store 18-bits<br>11 = store 20-bits               |

#### 8.6.4 [00c3]: DMA Channel 0 input/output slot enable / miscellaneous

Table 53: DMA Channel 0 input slot enable / miscellaneous register bit description

| Bit   | Description  |
|-------|--|
| 15-14 | <b>Input slot 12 enable</b> <sup>[1]</sup><br>Enables receive channel #0 DMA to store data received on AC97 slot 12. (Same encoding as regC2.)   |
| 13-12 | <b>Input slot 9 enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 9. (Same encoding as regC2.)  |
| 11-10 | <b>Input slot 8 enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 8. (Same encoding as regC2.)  |
| 9-8   | <b>Input slot 7 enable</b><br>Enables receive channel #0 DMA to store data received on AC97 slot 7. (Same encoding as regC2.)  |
| 7-6   | <b>Output slot 12 enable</b> <sup>[1]</sup><br>Enables transmit channel #0 DMA to output data to AC97 output slot 12. (Same encoding as regC1.)  |
| 5     | <b>PCM output left/right surround channel mono</b><br>If set, transmit channel #0 DMA will output the same data on the AC97 output slots 7 and 8. Only data for 1 slot will be stored in memory.   |
| 4     | <b>PCM output left/right surround channel bind</b><br>If set, transmit channel #0 DMA will store data to be transmitted on AC97 output slot 7 and 8 together in such a way that bits[3-0] of slot 7 and bits [19-16] of slot 8 will be stored as 1 byte. |
| 3     | <b>PCM output left/right channel mono</b><br>If set, transmit channel #0 DMA will output the same data on the AC97 output slots 3 and 4. Only data for 1 slot will be stored in memory.  |
| 2     | <b>PCM output left/right channel bind</b><br>If set, transmit channel #0 DMA will store data to be transmitted on aC97 output slot 3 and 4 together in such a way that bits[3-0] of slot 3 and bits[19-16] of slot 4 will be stored as 1 byte.           |
| 1-0   | <b>Handset ADC output slot enable</b><br>Enables transmit channel #0 DMA to output data to AC97 output slot 11. (Same encoding as in regC1.)   |

[1] Optional feature, use only if GPIO function is not required.

The following 4 registers are similar to the previous, except that they control data on Channel 1 (which uses DMA controller #2).

#### 8.6.5 [00c4]: AC97 DMA Channel 1 rate

#### 8.6.6 [00c5]: DMA Channel 1 output slot enable

#### 8.6.7 [00c6]: DMA Channel 1 input slot enable / miscellaneous

#### 8.6.8 [00c7]: SMA Channel 1 input/output slot enable / miscellaneous

## 8.6.9 [00c8]: AC97 command/GPIO control and status register

Table 54: AC97 command/GPIO control and status register bit description

| Bit   | Description  |
|-------|--|
| 15-14 | <p><b>Command ID</b></p> <p>Specifies 1 of 4 codec IDs for the AC-LINK register access commands.</p> <p>00 = Codec0<br/>01 = Codec1<br/>10 = Codec2<br/>11 = Codec3</p>  |
| 13    | Reserved.  |
| 12    | <p><b>Valid index data</b></p> <p>Reads to this register will return a “1” if there is valid index data from the codec connected to AC97 channel #0 in register CCh, bits[6-0]. Writing a “1” to this bit will clear the status.</p>   |
| 11    | Reserved.  |
| 10    | <p><b>Valid status data</b></p> <p>Reads to this register will return a “1” if there is valid read data from the codec connected to AC97 channel #0 in register CAh. Writing a “1” to this bit will clear the status.</p>  |
| 9     | <p><b>AC97 command enable</b></p> <p>Writing a 1 to this bit issues a command to the AC97 codec as specified in bits[7-0] of this register on the next AC97 slot 1. Data for the write command is specified in register CAh. On reads, this register will return “1” while write cycle is in progress.</p> |
| 8     | <p><b>AC97 command</b></p> <p>1 = read; 0 = write. This bit is output during AC97 slot 1 bit 19.</p>   |
| 7     | Reserved.  |
| 6-0   | <p><b>Command register index</b></p> <p>Register index to use when generating register read/write command to AC97 codec. This data is output during AC97 slot 1, bits[18-12].</p>  |

## 8.6.10 [00c9]: AC97 command/GPIO control and status register

Table 55: AC97 command/GPIO control and status register bit description

| Bit   | Description  |
|-------|--|
| 15-10 | Reserved.  |
| 9     | <p><b>Valid GPIO data</b></p> <p>Reads to this register will return a “1” if there is valid read data from the codec connected to AC97 channel #0 in register CDh. Writing a “1” to this bit will clear the status.</p>  |
| 8     | <p><b>AC97 command GPIO enable</b></p> <p>Writing a 1 to this bit issues GPIO data to slot 12. Data is specified in register CDh. When enabled, specified value will be transmitted repeatedly during slot 12 timeslot. Writing a “0” to this bit will disable GPIO transmit (slot12 = ‘h00000, tag big = invalid).</p>  |
| 7     | <p><b>Slotreq #1 enable</b></p> <p>If “1”, UCB1500 will monitor the slotreq bits from codec enabled on DMA channel #1. Used for 'On demand" sample transport scheme.</p>   |
| 6     | <p><b>Slotreq #0 enable</b></p> <p>If “1”, UCB1500 will monitor the slotreq bits from codec enabled on DMA channel #0. Used for 'On demand" sample transport scheme.</p>   |
| 5-3   | <p><b>Power-up Sync counter</b></p> <p>Register counts the number of audio frame times since AC97 Bit Clock was restarted. This 3-bit counter counts up to 4, then remains 4 until the next time the AC97 power down occurs.</p> <p>0000 = 0 SYNC frame periods have occurred after power-up.<br/> 0001 = 1 SYNC frame periods have occurred after power-up.<br/> 0010 = 2 SYNC frame periods have occurred after power-up.<br/> 0011 = 3 SYNC frame periods have occurred after power-up.<br/> 0100 = 4 SYNC frame periods have occurred after power-up.<br/> 0101-1111 = Reserved.</p> |
| 2     | <p><b>BITCLK status</b></p> <p>This bit is set if the BITCLK is detected idle for <math>PCLK \times 48</math> period, or approximately <math>1.4 \mu s</math>. After <math>PCLK \times 66</math> time period has passed, or about <math>2 \mu s</math>, the SDATAOUT and SYNC signals are forced to zero.</p>  |
| 1     | <p><b>Warm AC97 Reset</b></p> <p>Writing a “1” to this register will cause <u>UCB1500</u> to generate a Warm AC97 reset by driving SYNC HIGH for a minimum of <math>1 \mu s</math>. Reads to this bit will return a “1” while power-up is in progress. Warm AC97 reset will only occur if BITCLK is inactive for at least 1 audio frame. Writes to this bit is ignored if BITCLK is active.</p>  |
| 0     | Reserved.  |

**8.6.11 [00ca]: AC97 command data register****Table 56: AC97 command data register bit description**

| Bit  | Description   |
|------|---|
| 15-0 | <p><b>Command data register</b></p> <p>This register contains data to be written to the AC97 during write command, and contains read data from codec during read command. Read data is valid when register C8h bit 10 is set.</p> |

**8.6.12 [00cb-00cc]: Reserved.****8.6.13 [00cd]: AC97 GPIO data register****Table 57: AC97 GPIO data register bit description**

| Bit  | Description  |
|------|--|
| 15-0 | <p><b>GPIO data register</b></p> <p>This register contains data to be written to the AC97 during GPIO write command, and contains read data from codec during read command. Read data is valid when register C9h bit 9 is set.</p> |

**8.6.14 [00ce-d2]: Reserved****8.6.15 [00d3]: AC97 GPIO\_INT enable****Table 58: AC97 GPIO\_INT enable register bit description**

| Bit  | Description  |
|------|--|
| 15-8 | Reserved.  |
| 7    | <p><b>GPIO_INT interrupt enable</b></p> <p>Enables interrupt on GPIO_INT.</p>  |
| 6-4  | Reserved.  |
| 3-0  | <p><b>GPIO_INT interrupt mode</b></p> <p>Specifies which transition on GPIO_INT will generate the interrupt, if enabled.</p> <p>100 = level 0</p> <p>101 = level 1</p> <p>110 = positive edge</p> <p>111 = negative edge</p> |

**8.6.16 [00d4]: Reserved**

### 8.6.17 [00d5] Miscellaneous AC97 control/status register ( $V_{DD}$ powered)

**Table 59: Miscellaneous AC97 control/status register bit description**

$V_{DD}$  powered.

| Bit    | Description  |
|--------|--|
| 15-9   | Reserved.  |
| 8      | <p><b>Merge DIN[1:0]</b></p> <p>Must be set to 1. Data coming in on channel #0 and channel #1 will be combined into 1 channel. Codec ready and resume event detection will still be detected separately.</p> |
| 7-5(r) | <p><b>Power down SYNC counter</b></p> <p>Number of SYNCs since BITCLK is stopped and SYNC is "0". This number increments after each <math>PCICLK_{4096}</math> time period.</p>                              |
| 4      | <p><b>Shutdown AC Link</b></p> <p>Default = 0. Writing "1" to this register shall cause UCB1500 to disable AC Link signals (SYNC and SDATA_OUT to 0). Writing "0" shall enable normal AC Link operation.</p> |
| 3      | <p><b>Channel #1 Codec Ready status</b></p> <p>This bit reflects the Codec Ready bit of AC97 Channel #1.</p>   |
| 2      | <p><b>Channel #0 Codec Ready status</b></p> <p>This bit reflects the Codec Ready bit of AC97 Channel #0.</p>   |
| 1-0    | Reserved.  |

### 8.6.18 [d6]: Reserved

### 8.6.19 [d7]: AC97 semaphore register

**Table 60: AC97 semaphore register bit description**

| Bit   | Description   |
|-------|---|
| 15-12 | Reserved.   |
| 11-1  | Reserved.   |
| 0     | <p><b>Semaphore bit</b></p> <p>Reads will return the current value, then set the bit to 1. Writing a "1" to this bit will clear it.</p> |

### 8.6.20 [d8]: AC97 wake-up enable register

This register is powered by  $V_{aux}$  and sticky.

**Table 61: AC97 wake-up enable register bit description**

| Bit   | Description   |
|-------|---|
| 15-12 | Reserved.   |
| 11-1  | Reserved.   |
| 7     | <p><b>AC97 Channel #0 wake-up enable</b></p> <p>Write “1” to enable wake-up on AC97 SDATAIN[0] active on channel #0. If “1”, a LOW-to-HIGH transition of SDATAIN[0] will:</p> <ul style="list-style-type: none"> <li>• set <b>AC97 Channel #0 wake-up status</b> to “1”.</li> <li>• set <b>PME Status</b> of Function 0 PCI configuration register 84h to “1”.</li> </ul> <p>Subsequent clearing of Function 0 <b>PME Status</b> is independent of clearing of <b>AC97 Channel #0 wake-up status</b>.</p> |
| 6     | <p><b>AC97 Channel #1 wake-up enable</b></p> <p>Write “1” to enable wake-up on AC97 SDATAIN[1] active on channel #1. If “1”, a LOW-to-HIGH transition of SDATAIN[1] will:</p> <ul style="list-style-type: none"> <li>• set <b>AC97 Channel #1 wake-up status</b> to “1”.</li> <li>• set <b>PME Status</b> of Function 1 PCI configuration register 84h to “1”.</li> </ul> <p>Subsequent clearing of Function 1 <b>PME Status</b> is independent of clearing of <b>AC97 Channel #1 wake-up status</b>.</p> |
| 5-0   | Reserved.   |

### 8.6.21 [d9]: AC97 wake-up status register

This register is powered by  $V_{aux}$  and sticky.

**Table 62: AC97 wake-up status register bit description**

| Bit   | Description   |
|-------|---|
| 15-12 | Reserved.   |
| 11-8  | Reserved.   |
| 7     | <p><b>AC97 Channel #0 wake-up status</b></p> <p>1 = AC97 channel #0 wake-up event occurred. Write “1” to clear. This status bit is set if a LOW-to-HIGH transition occurs in SDATAIN[0] and <b>AC97 Channel #0 wake-up enable</b> of register d8h is set.</p> |
| 6     | <p><b>AC97 Channel #1 wake-up status</b></p> <p>1 = AC97 channel #1 wake-up event occurred. Write “1” to clear. This status bit is set if a LOW-to-HIGH transition occurs in SDATAIN[1] and <b>AC97 Channel #1 wake-up enable</b> of register d8h is set.</p> |
| 5-0   | Reserved.   |



8.6.22 [da]: Power-on flag ( $V_{aux}$  powered and sticky) / AC97 resetTable 63: Power-on flag ( $V_{aux}$  powered and sticky) / AC97 reset register bit description

| Bit | Description   |
|-----|---|
| 8   | <p><b>AC97 Reset</b></p> <p>This bit controls the state of the AC97_<math>\overline{RST}</math> pin (<math>V_{aux}</math> powered). At power-up, or when <math>\overline{RST}</math> is asserted, AC97_<math>\overline{RST}</math> pin will be asserted. AC97_<math>\overline{RST}</math> pin can also be asserted by writing a “0” to this register bit, and de-asserted by writing a “1”.</p> <p><b>Remark:</b> AC97_<math>\overline{RST}</math> can only be de-asserted by software, and never by hardware.</p>  |
| 7-0 | <p><b>Power-on flag</b></p> <p>Not affected by PCI reset. Used as a signature to control access to power management registers. Valid values for flag are:</p> <p>A5h: For Function 0 or 1, all write accesses to PME Status and PME_EN registers of its PCI configuration space are allowed.</p> <p>5Ah: (For testing only.) For Function 0 or 1, all write accesses to the PME Status and PME_EN registers of its PCI configuration space shall be ignored if either Function 0 or Function 1 is in D3 state.</p> <p>If power-on flag is neither of these values, all PME Status and PME_EN registers of Function 0 or 1 are invalid, and PME is not generated externally.</p> |

8.6.23 [db]: Scratch Register ( $V_{aux}$  powered)

Table 64: Scratch register bit description

 $V_{aux}$  powered

| Bit  | Description   |
|------|---|
| 15-0 | <p><b>Scratch register</b></p> <p>Sticky, can be used for user-defined functions.</p> |

## 8.7 Status port registers

The following registers are used for event notification. If the corresponding interrupt is enabled, and interrupt will be generated when an event occurs. For each event, write '1' to the corresponding bit to clear it.

### 8.7.1 [Base address + 4]: Status port 1

Table 65: Status port 1 register bit description

| Bit      | Description                         |
|----------|-------------------------------------|
| 31-28(r) | Reserved.                           |
| 27(r)    | <b>Transmit DMA #0 error</b>        |
| 26(r)    | <b>Transmit DMA #1 error</b>        |
| 25-24    | Reserved.                           |
| 23(r)    | <b>Transmit DMA #0 DT done/Hold</b> |
| 22(r)    | <b>Transmit DMA #1 DT done/Hold</b> |
| 21-20    | Reserved.                           |
| 19(r)    | <b>Transmit DMA #0 done</b>         |
| 18(r)    | <b>Transmit DMA #1 done</b>         |
| 17-16    | Reserved.                           |
| 15(r)    | <b>Counter #1 interrupt</b>         |
| 14(r)    | <b>Counter #0 interrupt</b>         |
| 13-12    | Reserved.                           |
| 11(r)    | <b>Receive DMA #0 error</b>         |
| 10(r)    | <b>Receive DMA #1 error</b>         |
| 9-8      | Reserved.                           |
| 7(r)     | <b>Receive DMA #0 DT done/Hold</b>  |
| 6(r)     | <b>Receive DMA #1 DT done/Hold</b>  |
| 5-4      | Reserved.                           |
| 3(r)     | <b>Receive DMA #0 done</b>          |
| 2(r)     | <b>Receive DMA #1 done</b>          |
| 1-0      | Reserved.                           |

### 8.7.2 [Base address + 8]: Reserved

### 8.7.3 [Base address + c]: Status port 2 (AC97 interrupt status)

Table 66: Status port 2 (AC97 interrupt status) register bit description

| Bit   | Description                   |
|-------|-------------------------------|
| 31-25 | Reserved.                     |
| 24(r) | <b>AC97 GPIO_INT occurred</b> |
| 23-0  | Reserved.                     |

## 9. DMA engine application notes

All DMA transfers use Descriptor Tables (DT). The DT must be contiguous in the Host memory, and each DMA channel must have its own DT set up as one buffer. For transmission, each DT must have not empty DT entries, and the last entry of a DT must point to valid data, or to a linked descriptor table. Each DT entry is 8 bytes in size. It contains the base address, byte count and command/status bits as illustrated in Figure 4.




Fig 4. Descriptor Table entry format

Each DMA channel has a DTP (Descriptor Table Pointer), which points to entries in the descriptor tables. When the last entry in the descriptor table is reached, and the corresponding buffer is completely utilized, the DMA controller can jump to a new descriptor table, if necessary, as specified by the link bit of the last entry. The entire process is repeated for the remainder of the transfer session.

**Note:**

1. DT must be quad-word aligned. There are no restrictions to the size of the DT. No empty DT entries are allowed. The DT has to be in the continuous physical memory space up to 4 GigaBytes.
2. The data buffer area pointed by each DT entry must not exceed 64K-1 in size. The data address must be double-word aligned as the UCB1500 fetches 4 bytes at a time.

## 9.1 Transmit Descriptor Table format

Table 67: Transmit Descriptor Table format

|          | Description   |
|----------|---|
| BASEADDR | <ul style="list-style-type: none"> <li>Base address of the data buffer if the DT Link bit is not enabled.</li> <li>Link pointer if the DT Link bit is enabled.</li> </ul> |
| COUNT    | Byte count of data buffer   |
| CMD/STT  | Command/status register (refer to Table 68).  |

Table 68: Command/status register bit description

| Bit  | Description  |
|------|--|
| 15   | <b>DT termination bit:</b> If set, the current entry is the last entry of the DT. If link-bit is '1', the address field contains an address for the next DT table. Otherwise, the address field contains the buffer address for the current packet data.   |
| 14   | <b>Should always be set to 1.</b>  |
| 13   | <b>Invalid entry bit:</b> If set, it means that the current descriptor entry is not a valid entry. For transmission, this means that all the data pointed to by the descriptor has been transmitted. If the UCB1500 reads a descriptor entry with this bit set, it enters the hold condition (see hold condition section). |
| 12-8 | Reserved.  |
| 7    | <b>DT Link bit:</b> If set, the current descriptor entry is a link pointer to another descriptor table. This bit is only valid when both bit[15] and bit[7] are set to 1. Otherwise, this bit is undefined.  |
| 6    | <b>Interrupt bit:</b> Generate Transmit DMA done interrupt at the completion of this DT data entry.  |
| 5-0  | Reserved.  |

## 9.2 Receive Descriptor Table format

**Table 69: Receive Descriptor Table format**


|          | Description   |
|----------|---|
| BASEADDR | <ul style="list-style-type: none"> <li>Base address of the data buffer if the DT Link bit is not enabled.</li> <li>Link pointer if the DT Link bit is enabled.</li> </ul> |
| COUNT    | Byte count of data buffer   |
| CMD/STT  | Command/status register (refer to <a href="#">Table 70</a> ).   |

**Table 70: Command/status register bit description**

| Bit  | Description   |
|------|---|
| 15   | <b>DT termination bit:</b> If set, the current entry is the last entry of the DT.   |
| 14   | Reserved.   |
| 13   | <b>Invalid entry bit:</b> If set, it means that the current descriptor entry is not a valid entry. For receive, this means the buffer corresponding to the descriptor is full, and valid data is contained. If the UCB1500 reads a descriptor entry with this bit set, it enters the hold condition (see hold condition section). |
| 12-8 | Reserved.   |
| 7    | <b>DT Link bit:</b> If set, the current descriptor entry is a link pointer to another descriptor table. This bit is only valid when both bit[15] and bit[7] are set to 1. Otherwise, this bit is undefined.   |
| 6    | <b>Interrupt bit:</b> Generate Receive DMA done interrupt at the completion of this DT data entry.  |
| 5-0  | <b>Error Code</b><br>00 = No error<br>11 = DMA error  |

When in receive mode, after receiving each frame, the DMA controller will update the DT CMD/STT using a DMA cycle. Software can read the DT entry and determine the status of the received data.

### 9.3 Continuous circular queue example



#### 9.3.1 Transmit algorithm

1. Create a transmit DT using the circular queue configuration.
2. Initialize UCB1500 DMA registers
  - Set the transmit DTP Invalid Bit Mask of the DMA channel in use.
  - Start transmission, while monitoring transmit done interrupt.
  - At transmit done interrupt, examine transmit DT index and Byte counter to perform buffer management, if required.

#### 9.3.2 Receive algorithm

1. Create a receive DT using the circular queue configuration.
2. Initialize UCB1500 DMA registers (refer to [Section 8.1](#)).
  - a. Set the receive DTP Invalid Bit Mask of the DMA channel in use.
  - b. Start transmission, while monitoring receive done interrupt.
  - c. At receive done interrupt, examine receive DT index and Byte counter to perform buffer management, if required.

## 10. Limiting values

### 10.1 Maximum ratings

Table 71: Maximum ratings

| Symbol    | Parameter           | Conditions | Min  | Max  | Unit |
|-----------|---------------------|------------|------|------|------|
| $T_{stg}$ | storage temperature |            | -40  | +125 | °C   |
| $V_{CC}$  | supply voltage      |            | -0.5 | +4.6 | V    |
| $V_i$     | DC input voltage    |            | -0.5 | +6.0 | V    |

[1] Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

### 10.2 Recommended operating conditions

Table 72: Recommended operating conditions

| Symbol    | Parameter                      | Conditions    | Min | Typ | Max      | Unit |
|-----------|--------------------------------|---------------|-----|-----|----------|------|
| $V_{DD}$  | supply voltage                 |               | 3.0 | 3.3 | 3.6      | V    |
| $V_i$     | input voltage                  |               | 0   |     | 5.5      | V    |
| $V_o$     | output voltage                 | output active | 0   |     | $V_{DD}$ | V    |
| $T_{amb}$ | operating free-air temperature |               | 0   |     | +70      | °C   |

## 11. Static characteristics

Table 73: DC Characteristics

$V_{CC} = 3.3\text{ V}$

| Symbol     | Parameter                 | Conditions   | Min          | Typ | Max | Unit |
|------------|---------------------------|--|--------------|-----|-----|------|
| $V_{IH}$   | HIGH level input voltage  |  | 2.0          |     |     | V    |
| $V_{IL}$   | LOW level input voltage   |  |              |     | 0.8 | V    |
| $V_{hyst}$ | Hysteresis voltage        |  | 0.4          |     |     | V    |
| $V_{OH}$   | HIGH level output voltage | $I_{OH} = -4\text{ mA}$                                  | $V_{DD}-0.4$ |     |     | V    |
| $V_{OL}$   | LOW level output voltage  | $I_{OL} = +4\text{ mA}$                                  |              |     | 0.4 | V    |
| $I_{OH}$   | HIGH level output current | 5 ns slew rate output;<br>$V_{OH} = V_{DD}-0.4\text{ V}$ | -4.0         |     |     | mA   |
| $I_{OL}$   | LOW level output current  | 5 ns slew rate output;<br>$V_{OL} = 0.4\text{ V}$        | 4.0          |     |     | mA   |
| $I_{OH}$   | HIGH level short current  | 4 mA output; $V_{OH} = 0\text{ V}$                       |              |     | -60 | mA   |
|            |                           | 5 ns slew rate output;<br>$V_{OH} = 0\text{ V}$          |              |     | -60 | mA   |
| $I_{OL}$   | LOW level short current   | 4 mA output; $V_{OL} = V_{DD}$                           |              |     | 60  | mA   |
|            |                           | 5 ns slew rate output;<br>$V_{OL} = V_{DD}$              |              |     | 60  | mA   |

## 12. Dynamic characteristics

**Table 74: AC Characteristics**

$V_{CC} = 3.3\text{ V}$

| Symbol       | Parameter              | Conditions                               | Min                                   | Typ | Max      | Unit |
|--------------|------------------------|--|---------------------------------------|-----|----------|------|
| $I_{OH(AC)}$ | Switching current HIGH | $0\text{ V} < V_{out} < 1.4\text{ V}$    | -44                                   |     |          | mA   |
|              |                        | $1.4\text{ V} < V_{out} < 2.4\text{ V}$  | $-44 + \frac{(V_{out} - 1.4)}{0.024}$ |     |          | mA   |
|              |                        | $3.1\text{ V} < V_{out} < V_{DD}$        |                                       |     | Eq't'n A | mA   |
|              | (test point)           | $V_{out} = 3.1\text{ V}$                 |                                       |     | -142     | mA   |
| $I_{OL(AC)}$ | Switching current LOW  | $V_{out} > 2.2\text{ V}$                 | 95                                    |     |          | mA   |
|              |                        | $2.2\text{ V} > V_{out} > 0.55\text{ V}$ | $\frac{V_{out}}{0.023}$               |     |          | mA   |
|              |                        | $0.71\text{ V} > V_{out} > -1\text{ V}$  |                                       |     | Eq't'n B |      |
|              | (test point)           | $V_{out} = 0.71\text{ V}$                |                                       |     | 206      | mA   |
| $I_{OL}$     | LOW clamp current      | $-5\text{ V} < V_{in} < -1\text{ V}$     | $-25 + \frac{(V_{in} + 1)}{0.015}$    |     |          | mA   |
| $slew_r$     | Output rise slew rate  | 0.4 V to 2.4 V load                      | 1                                     |     | 3.3      | V/ns |
| $slew_f$     | Output fall slew rate  | 2.4 V to 0.4 V load                      | 1                                     |     | 3.3      | V/ns |

## 13. Clock and timing specification

### 13.1 PCI clock timing

**Table 75: PCI clock timing**

Frequency = 33 MHz

| Symbol     | Parameter         | Min | Max | Unit |
|------------|-------------------|-----|-----|------|
| $T_{cyc}$  | PCICLK cycle time | 30  |     | ns   |
| $T_{high}$ | PCICLK HIGH time  | 11  |     | ns   |
| $T_{low}$  | PCICLK LOW time   | 11  |     | ns   |
|            | PCICLK slew rate  | 1   | 4   | V/ns |

### 13.2 PCI timing parameters

**Table 76: PCI timing parameters**

Frequency = 33 MHz

| Symbol        | Parameter                             | Min | Max | Unit          |
|---------------|---------------------------------------|-----|-----|---------------|
| $T_{val}$     | PCICLK to signal valid delay          | 2   | 11  | ns            |
| $T_{on}$      | Float to active delay                 | 2   |     | ns            |
| $T_{off}$     | Active to float delay                 |     | 28  | ns            |
| $T_{su}$      | Input setup time to PCICLK            | 7   |     | ns            |
| $T_h$         | Input hold time from PCICLK           | 0   |     | ns            |
| $T_{rst-clk}$ | Reset active time after PCICLK stable | 100 |     | $\mu\text{s}$ |
| $T_{rst-off}$ | Reset active to output float delay    |     | 40  | ns            |



### 13.3 EEPROM clock timing

Table 77: EEPROM clock timing

| Symbol     | Parameter                                    | Min | Max  | Unit    |
|------------|--|-----|------|---------|
|            | EEPCLK frequency                             | 0   | 129  | kHz     |
| $T_{low}$  | EEPCLK HIGH time                             | 3.7 |      | $\mu$ s |
| $T_{high}$ | EEPCLK LOW time                              | 3   |      | $\mu$ s |
| $T_{peih}$ | PCI clock rising edge to EEPCLK rising edge  |     | 8.03 | ns      |
| $T_{pehl}$ | PCI clock rising edge to EEPCLK falling edge |     | 7.75 | ns      |

### 13.4 EEPROM timing parameters

Table 78: EEPROM timing parameters

| Symbol       | Parameter                  | Min | Max | Unit    |
|--------------|----------------------------|-----|-----|---------|
| $T_{SU;STA}$ | Start condition setup time | 3.7 |     | $\mu$ s |
| $T_{SU;STO}$ | Stop condition setup time  | 3.7 |     | $\mu$ s |
| $T_{HD;STA}$ | Start condition hold time  | 3   |     | $\mu$ s |
| $T_{HD;STO}$ | Stop condition hold time   | 3   |     | $\mu$ s |
| $T_{SU;DAT}$ | Data in setup time         | 250 |     | ns      |
| $T_{HD;DAT}$ | Data in hold time          | 0   |     | ns      |
| $T_{HD}$     | Data out hold time         | 0   |     | ns      |
| $T_{AA}$     | Clock to output            | 0.3 | 3.5 | $\mu$ s |
| $T_{WR}$     | Write cycle time           |     | 10  | ms      |

## 14. System timing




Fig 6. 3.3 V clock waveform




Fig 7. Input, output timing measurement conditions




Fig 8. PCI reset timing diagram




Fig 9. EEPROM bus timing




Fig 10. EEPROM write cycle

### 15. Package outline

LQFP80: plastic low profile quad flat package; 80 leads; body 12 x 12 x 1.4 mm

SOT315-1




Fig 11. LQFP80 (SOT315-1)

## 16. Soldering

### 16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *Data Handbook IC26; Integrated Circuit Packages* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

### 16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 230 °C.

### 16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## 16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## 16.5 Package related soldering information

**Table 79: Suitability of surface mount IC packages for wave and reflow soldering methods**

| Package                                      | Soldering method                  |                       |
|--|-----------------------------------|-----------------------|
|  | Wave                              | Reflow <sup>[1]</sup> |
| BGA, LFBGA, SQFP, TFBGA                      | not suitable                      | suitable              |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS | not suitable <sup>[2]</sup>       | suitable              |
| PLCC <sup>[3]</sup> , SO, SOJ                | suitable                          | suitable              |
| LQFP, QFP, TQFP                              | not recommended <sup>[3][4]</sup> | suitable              |
| SSOP, TSSOP, VSO                             | not recommended <sup>[5]</sup>    | suitable              |

[1] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods*.

[2] These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).

[3] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.

[4] Wave soldering is only suitable for LQFP, QFP and TQFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.

[5] Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

## 17. Revision history

---

Table 80: Revision history

| Rev | Date   | CPCN | Description   |
|-----|--------|------|---|
| 01  | 000204 |      | The format of this specification has be redesigned to comply with Philips Semiconductors new presentation and information standard. |

---

## 18. Data sheet status

| Datasheet status          | Product status | Definition [1]   |
|---------------------------|----------------|--|
| Objective specification   | Development    | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.  |
| Preliminary specification | Qualification  | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product specification     | Production     | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.   |

[1] Please consult the most recently issued data sheet before initiating or completing a design.

## 19. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 20. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.



## Philips Semiconductors - a worldwide company

**Argentina:** see South America

**Australia:** Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

**Austria:** Tel. +43 160 101, Fax. +43 160 101 1210

**Belarus:** Tel. +375 17 220 0733, Fax. +375 17 220 0773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Tel. +359 268 9211, Fax. +359 268 9102

**Canada:** Tel. +1 800 234 7381

**China/Hong Kong:** Tel. +852 2 319 7888, Fax. +852 2 319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Tel. +45 3 288 2636, Fax. +45 3 157 0044

**Finland:** Tel. +358 961 5800, Fax. +358 96 158 0920

**France:** Tel. +33 14 099 6161, Fax. +33 14 099 6427

**Germany:** Tel. +49 40 23 5360, Fax. +49 402 353 6300

**Hungary:** see Austria

**India:** Tel. +91 22 493 8541, Fax. +91 22 493 8722

**Indonesia:** see Singapore

**Ireland:** Tel. +353 17 64 0000, Fax. +353 17 64 0200

**Israel:** Tel. +972 36 45 0444, Fax. +972 36 49 1007

**Italy:** Tel. +39 039 203 6838, Fax +39 039 203 6800

**Japan:** Tel. +81 33 740 5130, Fax. +81 3 3740 5057

**Korea:** Tel. +82 27 09 1412, Fax. +82 27 09 1415

**Malaysia:** Tel. +60 37 50 5214, Fax. +60 37 57 4880

**Mexico:** Tel. +9-5 800 234 7381

**Middle East:** see Italy

**For all other countries apply to:** Philips Semiconductors, International Marketing & Sales Communications, Building BE, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 272 4825

**Netherlands:** Tel. +31 40 278 2785, Fax. +31 40 278 8399

**New Zealand:** Tel. +64 98 49 4160, Fax. +64 98 49 7811

**Norway:** Tel. +47 22 74 8000, Fax. +47 22 74 8341

**Philippines:** Tel. +63 28 16 6380, Fax. +63 28 17 3474

**Poland:** Tel. +48 22 5710 000, Fax. +48 22 5710 001

**Portugal:** see Spain

**Romania:** see Italy

**Russia:** Tel. +7 095 755 6918, Fax. +7 095 755 6919

**Singapore:** Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** Tel. +27 11 471 5401, Fax. +27 11 471 5398

**South America:** Tel. +55 11 821 2333, Fax. +55 11 829 1849

**Spain:** Tel. +34 33 01 6312, Fax. +34 33 01 4107

**Sweden:** Tel. +46 86 32 2000, Fax. +46 86 32 2745

**Switzerland:** Tel. +41 14 88 2686, Fax. +41 14 81 7730

**Taiwan:** Tel. +886 22 134 2865, Fax. +886 22 134 2874

**Thailand:** Tel. +66 27 45 4090, Fax. +66 23 98 0793

**Turkey:** Tel. +90 216 522 1500, Fax. +90 216 522 1813

**Ukraine:** Tel. +380 44 264 2776, Fax. +380 44 268 0461

**United Kingdom:** Tel. +44 208 730 5000, Fax. +44 208 754 8421

**United States:** Tel. +1 800 234 7381

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** Tel. +381 11 62 5344, Fax. +381 11 63 5777

**Internet:** <http://www.semiconductors.philips.com>

(SCA68)

## Contents

|           |   |           |
|-----------|---|-----------|
| <b>1</b>  | <b>General description</b> . . . . .                          | <b>1</b>  |
| <b>2</b>  | <b>Features</b> . . . . .                                     | <b>1</b>  |
| <b>3</b>  | <b>Applications</b> . . . . .                                 | <b>2</b>  |
| <b>4</b>  | <b>Ordering information</b> . . . . .                         | <b>2</b>  |
| <b>5</b>  | <b>Block diagram</b> . . . . .                                | <b>2</b>  |
| <b>6</b>  | <b>Pinning information</b> . . . . .                          | <b>3</b>  |
| 6.1       | Pinning . . . . .   | 3         |
| 6.2       | Pin description . . . . .                                     | 3         |
| <b>7</b>  | <b>PCI configuration space</b> . . . . .                      | <b>5</b>  |
| 7.1       | Overview . . . . .  | 5         |
| 7.2       | Configuration registers . . . . .                             | 6         |
| <b>8</b>  | <b>Control Registers</b> . . . . .                            | <b>20</b> |
| 8.1       | DMA Registers . . . . .                                       | 20        |
| 8.2       | Interrupt Controller Registers . . . . .                      | 27        |
| 8.3       | General purpose counters . . . . .                            | 30        |
| 8.4       | EEPROM . . . . .  | 31        |
| 8.5       | DMA counter control . . . . .                                 | 32        |
| 8.6       | AC-97 registers . . . . .                                     | 32        |
| 8.7       | Status port registers . . . . .                               | 42        |
| <b>9</b>  | <b>DMA engine application notes</b> . . . . .                 | <b>43</b> |
| 9.1       | Transmit Descriptor Table format . . . . .                    | 44        |
| 9.2       | Receive Descriptor Table format . . . . .                     | 45        |
| 9.3       | Continuous circular queue example . . . . .                   | 46        |
| <b>10</b> | <b>Limiting values</b> . . . . .                              | <b>47</b> |
| 10.1      | Maximum ratings . . . . .                                     | 47        |
| 10.2      | Recommended operating conditions . . . . .                    | 47        |
| <b>11</b> | <b>Static characteristics</b> . . . . .                       | <b>47</b> |
| <b>12</b> | <b>Dynamic characteristics</b> . . . . .                      | <b>48</b> |
| <b>13</b> | <b>Clock and timing specification</b> . . . . .               | <b>48</b> |
| 13.1      | PCI clock timing . . . . .                                    | 48        |
| 13.2      | PCI timing parameters . . . . .                               | 48        |
| 13.3      | EEPROM clock timing . . . . .                                 | 49        |
| 13.4      | EEPROM timing parameters . . . . .                            | 49        |
| <b>14</b> | <b>System timing</b> . . . . .                                | <b>49</b> |
| <b>15</b> | <b>Package outline</b> . . . . .                              | <b>52</b> |
| <b>16</b> | <b>Soldering</b> . . . . .                                    | <b>53</b> |
| 16.1      | Introduction to soldering surface mount<br>packages . . . . . | 53        |
| 16.2      | Reflow soldering . . . . .                                    | 53        |
| 16.3      | Wave soldering . . . . .                                      | 53        |
| 16.4      | Manual soldering . . . . .                                    | 54        |
| 16.5      | Package related soldering information . . . . .               | 54        |
| <b>17</b> | <b>Revision history</b> . . . . .                             | <b>55</b> |
| <b>18</b> | <b>Data sheet status</b> . . . . .                            | <b>56</b> |
| <b>19</b> | <b>Definitions</b> . . . . .                                  | <b>56</b> |
| <b>20</b> | <b>Disclaimers</b> . . . . .                                  | <b>56</b> |



# PHILIPS

*Let's make things better.*