ChipFind - документация

Электронный компонент: IDT74ALVC16646

Скачать:  PDF   ZIP
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
1
MARCH 1999
INDUSTRIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
1999 Integrated Device Technology, Inc.
DSC-4914/2
FEATURES:
0.5 MICRON CMOS Technology
Typical t
SK(o)
(Output Skew) < 250ps
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
V
CC
= 3.3V 0.3V, Normal Range
V
CC
= 2.7V to 3.6V, Extended Range
V
CC
= 2.5V 0.2V
CMOS power levels (0.4


W typ. static)
Rail-to-Rail output swing for increased noise margin
Available in SSOP, TSSOP, and TVSOP packages
FUNCTIONAL BLOCK DIAGRAM
DRIVE FEATURES:
High Output Drivers: 24mA
Suitable for heavy loads
APPLICATIONS:
3.3V high speed systems
3.3V and lower voltage computing systems
IDT74ALVC16646
3.3V CMOS 16-BIT
BUS TRANSCEIVER
AND REGISTER WITH
3-STATE OUTPUTS
1
D
C
1
52
1
B
1
5
1
D
C
1
TO SE VEN OTH ER C HA N NE LS
1
A
1
One of Eight C hannels
1
SAB
1
SBA
1
OE
1
D IR
56
1
55
54
2
3
1
C LKA B
1
CLKBA
1
D
C
1
42
2
B
1
15
1
D
C
1
TO S EVEN OTH E R C H AN N ELS
2
A
1
One of Eight C hannels
2
SAB
2
SBA
2
OE
2
D IR
29
28
30
31
27
26
2
C LKA B
2
C LK BA
DESCRIPTION:
This 16-bit bus transceiver is built using advanced dual metal CMOS
technology. The ALVC16646 can be used as two 8-bit transceivers or one 16-
bit transceiver. Data on the A or B bus is clocked into the registers on the low-
to-high transition of the appropriate clock (CLKAB or CLKBA) input.
Output-enable (OE) and direction control (DIR) inputs are provided to control
the transceiver functions. In the transceiver mode, data present at the high-
impedance port may be stored in either register or both. The select control (SAB
and SBA) inputs can multiplex stored and real-time (transparent mode) data.
The circuitry used for select control eliminates the typical decoding glitch that
occurs in a multiplexer during the transition between stored and real-time data.
DIR determines which bus receives data when OE is low. In the isolation mode
(OE high), A data may be stored in one register and/or B data may be stored
in the other register. When an output function is disabled, the input function is
still enabled and may be used to store and transmit data. Only one of the two
buses, A or B, can be driven at a time.
The ALVC16646 has been designed with a 24mA output driver. This driver
is capable of driving a moderate to heavy load while maintaining speed
performance.
INDUSTRIAL TEMPERATURE RANGE
2
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
PIN CONFIGURATION
NOTE:
1. As applicable to the device type.
Symbol
Parameter
(1)
Conditions
Typ.
Max.
Unit
C
IN
Input Capacitance
V
IN
= 0V
5
7
pF
C
OUT
Output Capacitance
V
OUT
= 0V
7
9
pF
C
OUT
I/O Port Capacitance
V
IN
= 0V
7
9
pF
CAPACITANCE
(T
A
= +25C, F = 1.0MHz)
Symbol
Description
Max
Unit
V
TERM
(2)
Terminal Voltage with Respect to GND
0.5 to +4.6
V
V
TERM
(3)
Terminal Voltage with Respect to GND
0.5 to V
CC
+0.5
V
T
STG
Storage Temperature
65 to +150
C
I
OUT
DC Output Current
50 to +50
mA
I
IK
Continuous Clamp Current,
50
mA
V
I
< 0 or V
I
> V
CC
I
OK
Continuous Clamp Current, V
O
< 0
50
mA
I
CC
Continuous Current through each
100
mA
I
SS
V
CC
or GND
ABSOLUTE MAXIMUM RATINGS
(1)
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. V
CC
terminals.
3. All terminals except V
CC
.
SSOP/ TSSOP/ TVSOP
TOP VIEW
1DIR
1
SAB
GND
1
A
1
V
CC
GND
GND
V
CC
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
48
49
50
51
52
53
54
55
56
1
GND
25
26
27
28
32
31
30
29
1CLKAB
1
A
2
1
A
3
1
A
4
1
A
5
1
A
6
1
A
7
1
A
8
2
A
1
2
A
2
2
A
3
2
A
4
2
A
5
2
A
6
2
A
7
2
A
8
2
SAB
2
CLKAB
2
DIR
1OE
1
SBA
GND
1
B
1
V
CC
GND
GND
V
CC
GND
1CLKBA
1
B
2
1
B
3
1
B
4
1
B
5
1
B
6
1
B
8
2
B
1
2
B
2
2
B
3
2
B
4
2
B
5
2
B
6
2
B
7
2
B
8
2
SBA
2
CLKBA
2
OE
1
B
7
Pin Names
Description
xAx
Data Register A Inputs
Data Register B Outputs
xBx
Data Register B Inputs
Data Register A Outputs
xCLKAB, xCLKBA
Clock Pulse Inputs
xSAB, xSBA
Output Data Source Select Inputs
xOE
Output Enable Inputs
xDIR
Direction-Control Inputs
PIN DESCRIPTION
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
3
FUNCTION TABLE
(1)
Inputs
Data I/O
Operation or Function
xOE
xDIR
xCLKAB
xCLKBA
xSAB
xSBA
xAx
xBx
X
X
X
X
X
Input
Unspecified
(2)
Store A, B unspecified
(2)
X
X
X
X
X
Unspecified
(2)
Input
Store B, A unspecified
(2)
H
X
X
X
Input
Input
Store A and B data
H
X
H or L
H or L
X
X
Input Disabled
Input Disabled
Isolation, hold storage
L
L
X
X
X
L
Output
Input
Real-time B data to A bus
L
L
X
H or L
X
H
Output
Input
Stored B data to A bus
L
H
X
X
L
X
Input
Output
Real-time A data to B bus
L
H
H or L
X
H
X
Input
Output
Stored A data to B bus
NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
= LOW-to-HIGH transition
2. The data output functions may be enabled or disabled by various signals at the xOE or xDIR inputs. Data input functions are always enabled; i.e. data at the bus pins will be
stored on every LOW-to-HIGH transition on the clock inputs.
INDUSTRIAL TEMPERATURE RANGE
4
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
BUS
A
BUS
B
DIR
L
OE
L
CLKAB
X
CLKBA
X
SAB
X
SBA
L
BUS
A
BUS
B
BUS
A
BUS
B
OE
X
X
H
DIR
X
X
X
CLKAB
X
CLKBA
X

SAB
X
X
X
SBA
X
X
X
BUS
A
BUS
B
OE
L
L
DIR
L
H
CLKAB
X
H or L
CLKBA
H or L
X
SAB
X
H
SBA
H
X
DIR
H
OE
L
CLKAB
X
CLKBA
X
SAB
L
SBA
X
REAL-TIME TRANSFER
BUS B TO A
REAL-TIME TRANSFER
BUS A TO B
STORAGE FROM
A AND/OR B
TRANSFER STORED
DATA TO A AND/OR B
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
5
NOTE:
1. V
IH
and V
IL
must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V
CC
range.
T
A
= 40C to + 85C.
OUTPUT DRIVE CHARACTERISTICS
Symbol
Parameter
Test Conditions
(1)
Min.
Max.
Unit
V
OH
Output HIGH Voltage
V
CC
= 2.3V to 3.6V
I
OH
= 0.1mA
V
CC
0.2
--
V
V
CC
= 2.3V
I
OH
= 6mA
2
--
V
CC
= 2.3V
I
OH
= 12mA
1.7
--
V
CC
= 2.7V
2.2
--
V
CC
= 3V
2.4
--
V
CC
= 3V
I
OH
= 24mA
2
--
V
OL
Output LOW Voltage
V
CC
= 2.3V to 3.6V
I
OL
= 0.1mA
--
0.2
V
V
CC
= 2.3V
I
OL
= 6mA
--
0.4
I
OL
= 12mA
--
0.7
V
CC
= 2.7V
I
OL
= 12mA
--
0.4
V
CC
= 3V
I
OL
= 24mA
--
0.55
Symbol
Parameter
Test Conditions
Min.
Typ.
(1)
Max.
Unit
V
IH
Input HIGH Voltage Level
V
CC
= 2.3V to 2.7V
1.7
--
--
V
V
CC
= 2.7V to 3.6V
2
--
--
V
IL
Input LOW Voltage Level
V
CC
= 2.3V to 2.7V
--
--
0.7
V
V
CC
= 2.7V to 3.6V
--
--
0.8
I
IH
Input HIGH Current
V
CC
= 3.6V
V
I
= V
CC
--
--
5
A
I
IL
Input LOW Current
V
CC
= 3.6V
V
I
= GND
--
--
5
A
I
OZH
High Impedance Output Current
V
CC
= 3.6V
V
O
= V
CC
--
--
10
A
I
OZL
(3-State Output pins)
V
O
= GND
--
--
10
V
IK
Clamp Diode Voltage
V
CC
= 2.3V, I
IN
= 18mA
--
0.7
1.2
V
V
H
Input Hysteresis
V
CC
= 3.3V
--
100
--
mV
I
CCL
Quiescent Power Supply Current
V
CC
= 3.6V
--
0.1
40
A
I
CCH
V
IN
= GND or V
CC
I
CCZ
I
CC
Quiescent Power Supply Current
One input at V
CC
- 0.6V, other inputs at V
CC
or GND
--
--
750
A
Variation
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Operating Condition: T
A
= 40C to +85C
NOTE:
1. Typical values are at V
CC
= 3.3V, +25C ambient.
INDUSTRIAL TEMPERATURE RANGE
6
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
OPERATING CHARACTERISTICS, T
A
= 25C
V
CC
= 2.5V 0.2V
V
CC
= 3.3V 0.3V
Symbol
Parameter
Test Conditions
Typical
Typical
Unit
C
PD
Power Dissipation Capacitance Outputs enabled
C
L
= 0pF, f = 10Mhz
39
43
pF
C
PD
Power Dissipation Capacitance Outputs disabled
10
12
SWITCHING CHARACTERISTICS
(1)
V
CC
= 2.5V 0.2V
V
CC
= 2.7V
V
CC
= 3.3V 0.3V
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
f
MAX
150
--
150
--
150
--
MHz
t
PLH
Propagation Delay
1
4.8
--
4.5
1
3.9
ns
t
PHL
xAx to xBx, xBx to xAx
t
PLH
Propagation Delay
1
5.6
--
5.2
1
4.5
ns
t
PHL
xCLKAB to xBx or xCLKBA to xAx
t
PLH
Propagation Delay
1
6.8
--
6.4
1
5.3
ns
t
PHL
xSBA to xAx or xSAB to xBx
t
PZH
Output Enable Time
1
6.5
--
6.2
1
5.1
ns
t
PZL
xOE to xAx or xBx
t
PZH
Output Enable Time
1
7.8
--
6.2
1
5.1
ns
t
PZL
xDIR to xAx or xBx
t
PHZ
Output Disable Time
1.6
5.7
--
5
1.4
4.7
ns
t
PLZ
xOE to xAx or xBx
t
PHZ
Output Disable Time
1.5
6.5
--
6
1.1
5.3
ns
t
PLZ
xDIR to xAx or xBx
t
SU
Set-up Time, xAx before xCLKAB
or xBx before xCLKBA
1.6
--
1.7
--
1.4
--
ns
t
H
Hold Time, xAx after xCLKAB
or xBx after xCLKBA
0.6
--
0.4
--
0.7
--
ns
t
W
Pulse Duration, CLKAB or xCLKBA, HIGH or LOW
3.3
--
3.3
--
3.3
--
ns
t
SK(O)
Output Skew
(2)
--
--
--
--
--
500
ps
NOTES:
1. See TEST CIRCUITS AND WAVEFORMS. T
A
= 40C to + 85C.
2. Skew between any two outputs of the same package and switching in the same direction.
INDUSTRIAL TEMPERATURE RANGE
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
7
Open
V
LOAD
GND
V
CC
P ulse
Generator
D .U .T.
500
500
C
L
R
T
V
IN
V
OUT
(1, 2)
ALVC Link
INPU T
V
IH
0V
V
OH
V
OL
t
PLH1
t
S K
(x)
OUTPUT 1
OUTPUT 2
t
PHL1
t
SK
(x)
t
PLH2
t
PHL2
V
T
V
T
V
OH
V
T
V
OL
t
SK
(x)
= t
PLH2
-
t
P LH1
or
t
PH L2
-
t
PHL1
ALVC Link
S AM E P HAS E
INPU T TRAN SITION
O PP OS ITE P HAS E
INPU T TRAN SITION
0V
0V
V
OH
V
O L
t
PLH
t
PHL
t
PHL
t
PLH
OU TPUT
V
IH
V
T
V
T
V
IH
V
T
ALV C Link
DATA
INP UT
0V
0V
0V
0V
t
R EM
TIM ING
INPU T
SYNC HRON OU S
CON TROL
t
S U
t
H
t
S U
t
H
V
IH
V
T
V
IH
V
T
V
IH
V
T
V
IH
V
T
ALVC Link
A SYNC HRON OU S
CON TROL
LOW -H IGH -LOW
PULS E
HIGH-LOW -HIGH
PULS E
V
T
t
W
V
T
ALVC Link
CON TROL
IN PUT
t
PLZ
0V
OUTPU T
NOR M ALLY
LOW
t
PZ H
0V
SW ITCH
CLO SED
OU TPUT
NORM ALLY
H IGH
ENAB LE
DISAB LE
SW ITCH
O PE N
t
PHZ
0V
V
OL
+ V
LZ
V
OH
V
T
V
T
t
PZL
V
LOAD/2
V
LOAD/2
V
IH
V
T
V
OL
V
OH -
V
HZ
ALV C L ink
TEST CIRCUITS AND WAVEFORMS
Propagation Delay
Test Circuit for All Outputs
Enable and Disable Times
Set-up, Hold, and Release Times
NOTES:
1. For t
SK
(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
DEFINITIONS:
C
L
= Load capacitance: includes jig and probe capacitance.
R
T
= Termination resistance: should be equal to Z
OUT
of the Pulse Generator.
NOTES:
1. Pulse Generator for All Pulses: Rate
1.0MHz; t
F
2.5ns; t
R
2.5ns.
2. Pulse Generator for All Pulses: Rate
1.0MHz; t
F
2ns; t
R
2ns.
Output Skew - t
SK
(
X
)
Pulse Width
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
Symbol V
CC(1)
= 3.3V0.3V V
CC(1)
= 2.7V
V
CC(2)
= 2.5V0.2V
Unit
V
LOAD
6
6
2 x Vcc
V
V
IH
2.7
2.7
Vcc
V
V
T
1.5
1.5
Vcc
/ 2
V
V
LZ
300
300
150
mV
V
HZ
300
300
150
mV
C
L
50
50
30
pF
TEST CONDITIONS
SWITCH POSITION
Test
Switch
Open Drain
Disable Low
V
LOAD
Enable Low
Disable High
GND
Enable High
All Other Tests
Open
INDUSTRIAL TEMPERATURE RANGE
8
IDT74ALVC16646
3.3V CMOS 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
ORDERING INFORMATION
IDT
XX
ALVC
XXXX
XX
Package
Device Type
Temp. Range
PV
PA
PF
16
74
Shrink Small Outline Package
Thin Shrink Small Outline Package
Thin Very Small Outline Package
16-Bit Bus Transceiver and Register with 3-State Outputs
-40C to +85C
X
XX
Family
Bus-Hold
646
No Bus-hold
Double-Density, 24mA
Blank
CORPORATE HEADQUARTERS
for SALES:
for Tech Support:
2975 Stender Way
800-345-7015 or 408-727-6116
logichelp@idt.com
Santa Clara, CA 95054
fax: 408-492-8674
(408) 654-6459
www.idt.com