ChipFind - документация

Электронный компонент: LTC1741

Скачать:  PDF   ZIP
1741f.pm6
background image
1
LTC1741
1741f
FEATURES
DESCRIPTIO
U
APPLICATIO S
U
BLOCK DIAGRA
W
12-Bit, 65Msps Low Noise ADC
s
Sample Rate: 65Msps
s
72dB SNR and 85dB SFDR (3.2V Range)
s
70.5dB SNR and 87dB SFDR (2V Range)
s
No Missing Codes
s
Single 5V Supply
s
Power Dissipation: 1.275W
s
Selectable Input Ranges:
1V or
1.6V
s
240MHz Full Power Bandwidth S/H
s
Pin Compatible Family
25Msps: LTC1746 (14-Bit), LTC1745(12-Bit)
50Msps: LTC1744 (14-Bit), LTC1743(12-Bit)
65Msps: LTC1742 (14-Bit), LTC1741(12-Bit)
80Msps: LTC1748 (14-Bit), LTC1747(12-Bit)
s
48-Pin TSSOP Package
s
Telecommunications
s
Receivers
s
Cellular Base Stations
s
Spectrum Analysis
s
Imaging Systems
, LTC and LT are registered trademarks of Linear Technology Corporation.
The LTC
1741 is an 65Msps, sampling 12-bit A/D con-
verter designed for digitizing high frequency, wide dy-
namic range signals. Pin selectable input ranges of
1V
and
1.6V along with a resistor programmable mode
allow the LTC1741's input range to be optimized for a wide
variety of applications.
The LTC1741 is perfect for demanding communications
applications with AC performance that includes 72dB
SNR and 85dB spurious free dynamic range. Ultralow jitter
of 0.15ps
RMS
allows undersampling of IF frequencies of up
to 70MHz with excellent noise performance. DC specs
include
1 LSB INL and
0.8LSB DNL over temperature.
The digital interface is compatible with 5V, 3V, 2V and
LVDS logic systems. The ENC and ENC inputs may be
driven differentially from PECL, GTL and other low swing
logic families or from single-ended TTL or CMOS. The low
noise, high gain ENC and ENC inputs may also be driven
by a sinusoidal signal without degrading performance. A
separate output power supply can be operated from 0.5V
to 5V, making it easy to connect directly to any low voltage
DSPs or FIFOs.
The TSSOP package with a flow-through pinout simplifies
the board layout.
65Msps, 12-Bit ADC with a
1V Differential Input Range
12-BIT
PIPELINED ADC
12
S/H
AMP
1V
DIFFERENTIAL
ANALOG INPUT
A
IN
+
A
IN
SENSE
V
CM
4.7
F
DIFF AMP
REFLA
REFHB
GND
1741 BD
ENC
4.7
F
1
F
1
F
0.1
F
0.1
F
REFHA
REFLB
BUFFER
RANGE
SELECT
2.35V
REF
CORRECTION
LOGIC AND
SHIFT
REGISTER
OUTPUT
LATCHES
CONTROL LOGIC
OV
DD
V
DD
OGND
0.5V
TO 5V
5V
0.1
F
1
F
1
F
1
F
D11
D0
CLKOUT
OF
ENC
DIFFERENTIAL
ENCODE INPUT
OE
MSBINV
0.1
F
background image
2
LTC1741
1741f
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Resolution (No Missing Codes)
q
12
Bits
Integral Linearity Error
(Note 6)
q
1
0.4
1
LSB
Differential Linearity Error
q
0.8
0.2
0.8
LSB
Offset Error
(Note 7)
35
5
35
mV
Gain Error
External Reference (SENSE = 1.6V)
3.5
1
3.5
%FS
Full-Scale Drift
Internal Reference
40
ppm/
C
External Reference (Sense = 1.6V)
20
ppm/
C
Offset Drift
20
V/
C
Input Referred Noise (Transition Noise)
Sense = 1.6V
0.21
LSB
RMS
ORDER PART
NUMBER
OV
DD
= V
DD
(Notes 1, 2)
Supply Voltage (V
DD
) ............................................. 5.5V
Analog Input Voltage (Note 3) .... 0.3V to (V
DD
+ 0.3V)
Digital Input Voltage (Except OE)
(Note 3) .................................. 0.3V to (V
DD
+ 0.3V)
OE Input Voltage (Note 4) ............ 0.3V to (V
DD
+ 0.3V)
Digital Output Voltage ................. 0.3V to (V
DD
+ 0.3V)
OGND Voltage .............................................. 0.3V to 1V
Power Dissipation ............................................ 2000mW
Operating Temperature Range
LTC1741C ............................................... 0
C to 70
C
LTC1741I ............................................ 40
C to 85
C
Storage Temperature Range ................. 65
C to 150
C
Lead Temperature (Soldering, 10 sec).................. 300
C
LTC1741CFW
LTC1741IFW
T
JMAX
= 150
C,
JA
= 35
C/W
The
q
indicates specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25
C. (Note 5)
ABSOLUTE
M
AXI
M
U
M
RATINGS
W
W
W
U
PACKAGE/ORDER I
N
FOR
M
ATIO
N
W
U
U
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
TOP VIEW
FW PACKAGE
48-LEAD PLASTIC TSSOP
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
SENSE
V
CM
GND
A
IN
+
A
IN
GND
V
DD
V
DD
GND
REFLB
REFHA
GND
GND
REFLA
REFHB
GND
V
DD
V
DD
GND
V
DD
GND
MSBINV
ENC
ENC
OF
OGND
D11
D10
D9
OV
DD
D8
D7
D6
D5
OGND
GND
GND
D4
D3
D2
OV
DD
D1
D0
NC
NC
OGND
CLKOUT
OE
CO VERTER CHARACTERISTICS
U
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
IN
Analog Input Range (Note 8)
4.75V
V
DD
5.25V
q
1 to
1.6
V
I
IN
Analog Input Leakage Current
q
1
1
A
C
IN
Analog Input Capacitance
Sample Mode ENC < ENC
8
pF
Hold Mode ENC > ENC
4
pF
t
ACQ
Sample-and-Hold Acquisition Time
q
5
7.3
ns
t
AP
Sample-and-Hold Acquisition Delay Time
0
ns
t
JITTER
Sample-and-Hold Acquisition Delay Time Jitter
0.15
ps
RMS
CMRR
Analog Input Common Mode Rejection Ratio
1.5V < (A
IN
= A
IN
+
) < 3V
80
dB
The
q
indicates specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25
C. (Note 5)
A ALOG I PUT
U
U
Consult LTC Marketing for parts specified with wider operating temperature ranges.
background image
3
LTC1741
1741f
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
CM
Output Voltage
I
OUT
= 0
2.30
2.35
2.40
V
V
CM
Output Tempco
I
OUT
= 0
30
ppm/
C
V
CM
Line Regulation
4.75V
V
DD
5.25V
3
mV/V
V
CM
Output Resistance
1mA
I
OUT
1mA
4
(Note 5)
I TER AL REFERE CE CHARACTERISTICS
U
U
U
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
SNR
Signal-to-Noise Ratio
5MHz Input Signal (2V Range)
70.5
dB
5MHz Input Signal (3.2V Range)
71
72
dB
30MHz Input Signal (2V Range)
70.5
dB
30MHz Input Signal (3.2V Range)
71
72
dB
70MHz Input Signal (2V Range)
70
dB
70MHz Input Signal (3.2V Range)
71.5
dB
SFDR
Spurious Free Dynamic Range
5MHz Input Signal (2V Range)
87
dB
5MHz Input Signal (3.2V Range) (2nd and 3rd)
85
dB
5MHz Input Signal (3.2V Range) (Other)
92
dB
30MHz Input Signal (2V Range)
87
dB
30MHz Input Signal (3.2V Range) (2nd and 3rd)
77
85
dB
30MHz Input Signal (3.2V Range) (Other)
84
92
dB
70MHz Input Signal (2V Range)
80
dB
70MHz Input Signal (3.2V Range) (2nd and 3rd)
75
dB
70MHz Input Signal (3.2V Range) (Other)
90
dB
S/(N + D)
Signal-to-(Noise + Distortion) Ratio
5MHz Input Signal (2V Range)
70.5
dB
5MHz Input Signal (3.2V Range)
71
72
dB
30MHz Input Signal (2V Range)
70.5
dB
30MHz Input Signal (3.2V Range)
72
dB
70MHz Input Signal (2V Range)
70
dB
70MHz Input Signal (3.2V Range)
71.5
dB
THD
Total Harmonic Distortion
5MHz Input Signal, First 5 Harmonics (2V Range)
85
dB
5MHz Input Signal, First 5 Harmonics (3.2V Range)
84
dB
30MHz Input Signal, First 5 Harmonics (2V Range)
85
dB
30MHz Input Signal, First 5 Harmonics (3.2V Range)
84
dB
70MHz Input Signal, First 5 Harmonics (2V Range)
81
dB
70MHz Input Signal, First 5 Harmonics (3.2V Range)
77
dB
IMD
Intermodulation Distortion
f
IN1
= 2.52MHz, f
IN2
= 5.2MHz (2V Range)
87
dBc
f
IN1
= 2.52MHz, f
IN2
= 5.2MHz (3.2V Range)
85
dBc
Sample-and-Hold Bandwidth
R
SOURCE
= 50
240
MHz
T
A
= 25
C. A
IN
= 1dBFS. (Note 5)
DY
A
IC ACCURACY
U
W
background image
4
LTC1741
1741f
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
t
0
ENC Period
(Note 9)
q
15.3
2000
ns
t
1
ENC High
(Note 8)
q
7.3
1000
ns
t
2
ENC Low
(Note 8)
q
7.3
1000
ns
t
3
Aperture Delay
(Note 8)
0
ns
t
4
ENC to CLKOUT Falling
C
L
= 10pF (Note 8)
q
1
2.4
4
ns
t
5
ENC to CLKOUT Rising
C
L
= 10pF (Note 8)
t
1
+ t
4
ns
For 65Msps 50% Duty Cycle
C
L
= 10pF (Note 8)
q
8.7
10.1
11.7
ns
t
6
ENC to DATA Delay
C
L
= 10pF (Note 8)
q
2
4.9
7.2
ns
t
7
ENC to DATA Delay (Hold Time)
(Note 8)
q
1.4
3.4
4.7
ns
t
8
ENC to DATA Delay (Setup Time)
C
L
= 10pF (Note 8)
t
0
t
6
ns
For 65Msps 50% Duty Cycle
C
L
= 10pF (Note 8)
q
8.2
10.5
13.4
ns
t
9
CLKOUT to DATA Delay (Hold Time),
(Note 8)
q
7
ns
65Msps 50% Duty Cycle
t
10
CLKOUT to DATA Delay (Setup Time),
C
L
= 10pF (Note 8)
q
3
ns
65Msps 50% Duty Cycle
t
11
DATA Access Time After OE
C
L
= 10pF (Note 8)
10
25
ns
t
12
BUS Relinquish
(Note 8)
10
25
ns
Data Latency
5
cycles
The
q
indicates specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25
C. (Note 5)
TI I G CHARACTERISTICS
U
W
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
DD
Positive Supply Voltage
4.75
5.25
V
I
DD
Positive Supply Current
q
255
275
mA
P
DIS
Power Dissipation
q
1.275
1.375
W
OV
DD
Digital Output Supply Voltage
0.5
V
DD
V
The
q
indicates specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25
C. (Note 5)
POWER REQUIRE E TS
W
U
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
V
IH
High Level Input Voltage
V
DD
= 5.25V
q
2.4
V
V
IL
Low Level Input Voltage
V
DD
= 4.75V
q
0.8
V
I
IN
Digital Input Current
V
IN
= 0V to V
DD
q
10
A
C
IN
Digital Input Capacitance
MSBINV and OE Only
1.5
pF
V
OH
High Level Output Voltage
OV
DD
= 4.75V
I
O
= 10
A
4.74
V
I
O
= 200
A
q
4
V
V
OL
Low Level Output Voltage
OV
DD
= 4.75V
I
O
= 160
A
0.05
V
I
O
= 1.6mA
q
0.1
0.4
V
I
OZ
Hi-Z Output Leakage D11 to D0
V
OUT
= 0V to V
DD
, OE = High
q
10
A
C
OZ
Hi-Z Output Capacitance D11 to D0
OE = High (Note 8)
q
15
pF
I
SOURCE
Output Source Current
V
OUT
= 0V
50
mA
I
SINK
Output Sink Current
V
OUT
= 5V
50
mA
The
q
indicates specifications which apply over the full
operating temperature range, otherwise specifications are at T
A
= 25
C. (Note 5)
DIGITAL I PUTS A D DIGITAL OUTPUTS
U
U
background image
5
LTC1741
1741f
FREQUENCY (MHz)
0
AMPLITUDE (dBFS)
1741 G03
5
10
15
20
25
30
0
10
20
30
40
50
60
70
80
90
100
110
120
FREQUENCY (MHz)
0
AMPLITUDE (dBFS)
1741 G01
5
10
15
20
25
30
0
10
20
30
40
50
60
70
80
90
100
110
120
FREQUENCY (MHz)
0
AMPLITUDE (dBFS)
1741 G01
5
10
15
20
25
30
0
10
20
30
40
50
60
70
80
90
100
110
120
FREQUENCY (MHz)
0
AMPLITUDE (dBFS)
1741 G01
5
10
15
20
25
30
0
10
20
30
40
50
60
70
80
90
100
110
120
OUTPUT CODE
0
ERROR (LSB)
4096
1741 G01
1024
2048
3072
1.0
0.8
0.6
0.4
0.2
0
0.2
0.4
0.6
0.8
1.0
OUTPUT CODE
0
ERROR (LSB)
4096
1024
2048
3072
1.0
0.8
0.6
0.4
0.2
0
0.2
0.4
0.6
0.8
1.0
1741 G02
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to ground with GND
(unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above V
DD
, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above V
DD
without latchup.
Note 4: When this pin voltage is taken below GND or above 0V
DD
, it will be
clamped by internal diodes. This product can handle input currents of
>100mA below GND or above 0V
DD
without latchup.
Note 5: V
DD
= 5V, f
SAMPLE
= 65MHz, differential ENC/ENC = 2V
P-P
65MHz
sine wave, input range =
1.6V differential, unless otherwise specified.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 7: Bipolar offset is the offset voltage measured from 0.5 LSB
when the output code flickers between 0000 0000 0000 and
1111 1111 1111.
Note 8: Guaranteed by design, not subject to test.
Note 9: Recommended operating conditions.
ELECTRICAL CHARACTERISTICS
TYPICAL PERFOR A CE CHARACTERISTICS
U
W
INL, 3.2V Range
DNL, 3.2V Range
Averaged 8192 Point FFT,
Input Frequency = 5MHz, 1dB,
3.2V Range
Averaged 8192 Point FFT,
Input Frequency = 5MHz, 10dB,
3.2V Range
Averaged 8192 Point FFT,
Input Frequency = 5MHz, 20dB,
3.2V Range
Averaged 8192 Point FFT,
Input Frequency = 20MHz, 1dB,
3.2V Range