ChipFind - документация

Электронный компонент: SDA9589X

Скачать:  PDF   ZIP
PRELIMINARY DATA SHEET
SDA 9489X PIP IV Advanced
SDA 9589X SOPHISTICUS
Version B31
High-End
Picture-In-Picture ICs
Edition Dec. 14, 2001
6251-562-2PD
SO
IC28-1
Micronas
-2
High-end Picture-In-Picture (PIP) ICs
Version 2.3
CMOS
Type
Package
SDA 9489X
SO
IC28-1
SDA 9589X
SO
IC28-1
SDA 9489X (B31)
SDA 9589X (B31)
Preliminary Data Sheet
General Description
SDA 9489X 'PIP IV Advanced' and SDA 9589X
'SOPHISTICUS' belong to a new generation of Picture-
in-Picture (PiP) processors that combine high-quality
digital PIP signal processing, digital multistandard
color decoding and AD/DA conversion on a single chip.
Both devices are equipped with CVBS and Y/C input
interfaces. In addition the SDA SDA 9589X is also able
to process YUV input signals for displaying high quality
video signals e.g. coming from a DVD source.
Figure 0-1
Picture-In-Picture
The integrated digital color decoder is able to decode all analog TV standards (PAL,
NTSC and SECAM) and detects the standard automatically. Therefore the IC is suited
for world-wide use.
A picture reduction from 1/4 to 1/81 of original size selectable in fine steps is possible.
The transfer functions of the decimation filters are optimally matched to the selected
picture size reduction and can furthermore be adjusted to the viewer's requirements by
a selectable peaking. A maximum of 324 luminance and 2x81 chrominance pixels per
line are stored in the memory. The PiP supports split-screen applications as well as
multi-PiP display.
Micronas
-3
SDA 9489X (B31)
SDA 9589X (B31)
Preliminary Data Sheet
1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5
2
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7
3
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9
4
System Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
4.1
Analog Frontend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
4.1.1
Input Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
4.1.2
AD-Conversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10
4.1.3
Automatic Gain Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
4.1.4
Signal Magnitudes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
4.2
Inset Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
4.3
Chroma Decoding And Standard Identification . . . . . . . . . . . . . . . . . . . . . .13
4.4
Comb Filtering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15
4.5
Luminance Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
4.6
Decimation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
4.6.1
Single PIP Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16
4.6.2
Continuos Zoom . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17
4.6.3
Horizontal And Vertical Fine Positioning . . . . . . . . . . . . . . . . . . . . . . . . .19
4.6.4
Multi Display Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
4.6.5
Split Screen . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20
4.6.6
Multi-PiP Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
4.7
Display Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22
4.7.1
100 Hz Frame Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25
4.7.2
Mixed Standard Applications And (S)VGA Support . . . . . . . . . . . . . . . . .26
4.7.3
Display standard . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
4.7.4
Picture Positioning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
4.7.5
Wipe In / Wipe Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
4.8
Output Signal Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
4.8.1
Luminance Peaking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
4.8.2
RGB Matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
4.8.3
Frame Generation And Colored Background . . . . . . . . . . . . . . . . . . . . .32
4.8.4
16:9 Inset Picture Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
4.8.5
Parent Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
4.8.6
Select Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
4.8.7
Automatic Brightness Reduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .34
4.9
On Screen Display (OSD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
4.9.1
Display Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
4.9.2
Character Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35
4.9.3
Character and Character Background Color . . . . . . . . . . . . . . . . . . . . . .36
4.10
DA-Conversion And RGB / YUV Switch . . . . . . . . . . . . . . . . . . . . . . . . . . .36
4.10.1
Pedestal Level Adjustment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .37
4.10.2
Contrast, Brightness and Peak Level Adjustment . . . . . . . . . . . . . . . . . .38
SDA 9489X (B31)
SDA 9589X (B31)
Micronas
-4
Preliminary Data Sheet
4.11
Data Slicer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
4.11.1
Closed Caption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
4.11.2
Widescreen Signalling (WSS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
4.11.3
Indication Of New Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .39
4.11.4
Violence Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
5
Application Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41
6
I2C Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42
6.1
I2C Bus Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42
6.2
I2C-Bus Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .42
6.3
I2C bus Command Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43
6.4
I2C Bus Command Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
7
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .86
8
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .89
9
Recommended Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .90
10
Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .94
11
Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .98
12
Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .108
Micronas
1-5
SDA 9489X (B31)
SDA 9589X (B31)
Features
Preliminary Data Sheet
1
Features
Single chip solution:
AD-conversion for CVBS or Y/C or YUV
1)
, multistandard color decoding, PLL for
synchronization of inset channel, decimation filtering, embedded memory, RGB-
matrix, DA-conversion, RGB/YUV switch, data-slicer and clock generation
integrated on chip
Analog inputs:
3x CVBS or 1x CVBS and 1x Y/C or 1xYUV
1)
alternatively
Clamping of each input
All ADCs with 8 bit amplitude resolution
Automatic Gain Control (AGC) for Y and CVBS
Inset Synchronization:
Multiple time constants for reliable synchronization
Automatic recognition of 625 lines / 525 lines standard
Color Decoder:
PAL-B/G, PAL-M, PAL-N(Argentina), PAL60, NTSC-M, NTSC4.4 and SECAM
Adjustable color saturation
Hue control for NTSC
Automatic Chroma Control (-24 dB ... +6 dB)
Automatic recognition of chroma standards: different search strategies selectable
Single crystal for all standards
IF-characteristic compensation filter
Decimation:
PIP sizes between 1/81 and 1/4 adjustable with steps of 2 lines and 4 pixel
Resolution up to 324 luminance and 2x81 chrominance pixels per inset line
Horizontal and vertical filtering dependent on picture size
Automatic zoom in/out possible with three speeds
Display Features:
7 bit per pixel stored in memory
Field and joint-line free frame mode display (even at 100/120 Hz AABB with picture
sizes<=1/9)
Two 'split-screen' modes with horizontal decimation of 2 and vertical of 1.5 or 1.0
(1.0 with single-scan 50/60Hz display only)
POP display
Up to 12 pictures of 1/36th size (11 still and 1 moving)
Up to 6 pictures of 1/16th size (5 still and 1 moving)
Up to 3 pictures of 1/9th size (2 still and 1 moving)
Display on VGA and SVGA screen (f
H
limited to 40kHz)
8 different read frequencies for 16:9 compatibility
1)
SDA 9589X only