ChipFind - документация

Электронный компонент: TL494

Скачать:  PDF   ZIP
Semiconductor Components Industries, LLC, 2004
April, 2004 - Rev. 5
1
Publication Order Number:
TL494/D
TL494, NCV494
SWITCHMODE
TM
Pulse Width
Modulation Control Circuit
The TL494 is a fixed frequency, pulse width modulation control
circuit designed primarily for SWITCHMODE power supply control.
Complete Pulse Width Modulation Control Circuitry
On-Chip Oscillator with Master or Slave Operation
On-Chip Error Amplifiers
On-Chip 5.0 V Reference
Adjustable Deadtime Control
Uncommitted Output Transistors Rated to 500 mA Source or Sink
Output Control for Push-Pull or Single-Ended Operation
Undervoltage Lockout
NCV Prefix for Automotive and Other Applications Requiring Site
and Control Changes
MAXIMUM RATINGS
(Full operating ambient temperature range applies,
unless otherwise noted.)
Rating
Symbol
Value
Unit
Power Supply Voltage
V
CC
42
V
Collector Output Voltage
V
C1
,
V
C2
42
V
Collector Output Current
(Each transistor) (Note 1)
I
C1
, I
C2
500
mA
Amplifier Input Voltage Range
V
IR
-0.3 to +42
V
Power Dissipation @ T
A
45
C
P
D
1000
mW
Thermal Resistance, Junction-to-Ambient
R
q
JA
80
C/W
Operating Junction Temperature
T
J
125
C
Storage Temperature Range
T
stg
-55 to +125
C
Operating Ambient Temperature Range
TL494B
TL494C
TL494I
NCV494B
T
A
-40 to +125
0 to +70
- 40 to +85
-40 to +125
C
Derating Ambient Temperature
T
A
45
C
1. Maximum thermal limits must be observed.
PIN CONNECTIONS
C
T
R
T
Ground
C1
1
Inv
Input
C2
Q2
E2
E1
1
0.1 V
Oscillator
V
CC
5.0 V
REF
(Top View)
Noninv
Input
Inv
Input
V
ref
Output
Contro
l
V
CC
Noninv
Input
Compen/PWN
Comp Input
Deadtime
Control
Error
Amp
+
-
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
2
Error
Amp
+
-
Q1
Device
Package
Shipping
ORDERING INFORMATION
TL494CD
SO-16
48 Units/Rail
SO-16
D SUFFIX
CASE 751B
16
1
1
16
TL494xD
AWLYWW
MARKING
DIAGRAMS
x
= B, C or I
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W = Work Week
1
16
PDIP-16
N SUFFIX
CASE 648
TL494xN
AWLYYWW
16
1
TL494CDR2
2500 Tape & Reel
SO-16
TL494CN
25 Units/Rail
PDIP-16
TL494IN
25 Units/Rail
PDIP-16
SO-16
TL494BD
48 Units/Rail
TL494BDR2
2500 Tape & Reel
SO-16
http://onsemi.com
*
*This marking diagram also applies to NCV494.
NCV494BDR2*
2500 Tape & Reel
SO-16
For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
*NCV494: T
low
= -40
C, T
high
= +125
C.
Guaranteed by design. NCV prefix is for
automotive and other applications requiring site
and change control.
TL494, NCV494
http://onsemi.com
2
RECOMMENDED OPERATING CONDITIONS
Characteristics
Symbol
Min
Typ
Max
Unit
Power Supply Voltage
V
CC
7.0
15
40
V
Collector Output Voltage
V
C1
, V
C2
-
30
40
V
Collector Output Current (Each transistor)
I
C1
, I
C2
-
-
200
mA
Amplified Input Voltage
V
in
-0.3
-
V
CC
- 2.0
V
Current Into Feedback Terminal
l
fb
-
-
0.3
mA
Reference Output Current
l
ref
-
-
10
mA
Timing Resistor
R
T
1.8
30
500
k
W
Timing Capacitor
C
T
0.0047
0.001
10
m
F
Oscillator Frequency
f
osc
1.0
40
200
kHz
ELECTRICAL CHARACTERISTICS
(V
CC
= 15 V, C
T
= 0.01
m
F, R
T
= 12 k
W
, unless otherwise noted.)
For typical values T
A
= 25
C, for min/max values T
A
is the operating ambient temperature range that applies, unless otherwise noted.
Characteristics
Symbol
Min
Typ
Max
Unit
REFERENCE SECTION
Reference Voltage (I
O
= 1.0 mA)
V
ref
4.75
5.0
5.25
V
Line Regulation (V
CC
= 7.0 V to 40 V)
Reg
line
-
2.0
25
mV
Load Regulation (I
O
= 1.0 mA to 10 mA)
Reg
load
-
3.0
15
mV
Short Circuit Output Current (V
ref
= 0 V)
I
SC
15
35
75
mA
OUTPUT SECTION
Collector Off-State Current
(V
CC
= 40 V, V
CE
= 40 V)
I
C(off)
-
2.0
100
m
A
Emitter Off-State Current
V
CC
= 40 V, V
C
= 40 V, V
E
= 0 V)
I
E(off)
-
-
-100
m
A
Collector-Emitter Saturation Voltage (Note 2)
Common-Emitter (V
E
= 0 V, I
C
= 200 mA)
Emitter-Follower (V
C
= 15 V, I
E
= -200 mA)
V
sat(C)
V
sat(E)
-
-
1.1
1.5
1.3
2.5
V
Output Control Pin Current
Low State (V
OC
v
0.4 V)
High State (V
OC
= V
ref
)
I
OCL
I
OCH
-
-
10
0.2
-
3.5
m
A
mA
Output Voltage Rise Time
Common-Emitter (See Figure 12)
Emitter-Follower (See Figure 13)
t
r
-
-
100
100
200
200
ns
Output Voltage Fall Time
Common-Emitter (See Figure 12)
Emitter-Follower (See Figure 13)
t
f
-
-
25
40
100
100
ns
2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
TL494, NCV494
http://onsemi.com
3
ELECTRICAL CHARACTERISTICS
(V
CC
= 15 V, C
T
= 0.01
m
F, R
T
= 12 k
W
, unless otherwise noted.)
For typical values T
A
= 25
C, for min/max values T
A
is the operating ambient temperature range that applies, unless otherwise noted.
Characteristics
Symbol
Min
Typ
Max
Unit
ERROR AMPLIFIER SECTION
Input Offset Voltage (V
O (Pin 3)
= 2.5 V)
V
IO
-
2.0
10
mV
Input Offset Current (V
O (Pin 3)
= 2.5 V)
I
IO
-
5.0
250
nA
Input Bias Current (V
O (Pin 3)
= 2.5 V)
I
IB
-
-0.1
-1.0
m
A
Input Common Mode Voltage Range (V
CC
= 40 V, T
A
= 25
C)
V
ICR
-0.3 to V
CC
-2.0
V
Open Loop Voltage Gain (
D
V
O
= 3.0 V, V
O
= 0.5 V to 3.5 V, R
L
= 2.0 k
W
)
A
VOL
70
95
-
dB
Unity-Gain Crossover Frequency (V
O
= 0.5 V to 3.5 V, R
L
= 2.0 k
W
)
f
C-
-
350
-
kHz
Phase Margin at Unity-Gain (V
O
= 0.5 V to 3.5 V, R
L
= 2.0 k
W
)
f
m
-
65
-
deg.
Common Mode Rejection Ratio (V
CC
= 40 V)
CMRR
65
90
-
dB
Power Supply Rejection Ratio (
D
V
CC
= 33 V, V
O
= 2.5 V, R
L
= 2.0 k
W
)
PSRR
-
100
-
dB
Output Sink Current (V
O (Pin 3)
= 0.7 V)
I
O-
0.3
0.7
-
mA
Output Source Current (V
O (Pin 3)
= 3.5 V)
I
O
+
2.0
-4.0
-
mA
PWM COMPARATOR SECTION (Test Circuit Figure 11)
Input Threshold Voltage (Zero Duty Cycle)
V
TH
-
2.5
4.5
V
Input Sink Current (V
(Pin 3)
= 0.7 V)
I
I-
0.3
0.7
-
mA
DEADTIME CONTROL SECTION (Test Circuit Figure 11)
Input Bias Current (Pin 4) (V
Pin 4
= 0 V to 5.25 V)
I
IB (DT)
-
-2.0
-10
m
A
Maximum Duty Cycle, Each Output, Push-Pull Mode
(V
Pin 4
= 0 V, C
T
= 0.01
m
F, R
T
= 12 k
W
)
(V
Pin 4
= 0 V, C
T
= 0.001
m
F, R
T
= 30 k
W
)
DC
max
45
-
48
45
50
50
%
Input Threshold Voltage (Pin 4)
(Zero Duty Cycle)
(Maximum Duty Cycle)
V
th
-
0
2.8
-
3.3
-
V
OSCILLATOR SECTION
Frequency (C
T
= 0.001
m
F, R
T
= 30 k
W
)
f
osc
-
40
-
kHz
Standard Deviation of Frequency* (C
T
= 0.001
m
F, R
T
= 30 k
W
)
s
f
osc
-
3.0
-
%
Frequency Change with Voltage (V
CC
= 7.0 V to 40 V, T
A
= 25
C)
D
f
osc
(
D
V)
-
0.1
-
%
Frequency Change with Temperature (
D
T
A
= T
low
to T
high
)
(C
T
= 0.01
m
F, R
T
= 12 k
W
)
D
f
osc
(
D
T)
-
-
12
%
UNDERVOLTAGE LOCKOUT SECTION
Turn-On Threshold (V
CC
increasing, I
ref
= 1.0 mA)
V
th
5.5
6.43
7.0
V
TOTAL DEVICE
Standby Supply Current (Pin 6 at V
ref
, All other inputs and outputs open)
(V
CC
= 15 V)
(V
CC
= 40 V)
I
CC
-
-
5.5
7.0
10
15
mA
Average Supply Current
(C
T
= 0.01
m
F, R
T
= 12 k
W
, V
(Pin 4)
= 2.0 V)
(V
CC
= 15 V) (See Figure 12)
-
7.0
-
mA
* Standard deviation is a measure of the statistical distribution about the mean as derived from the formula,
s
N
n = 1
S
(X
n
- X)
2
N - 1
TL494, NCV494
http://onsemi.com
4
Figure 1. Representative Block Diagram
Figure 2. Timing Diagram
6
R
T
C
T
5
4
Deadtime
Control
Oscillator
0.12V
0.7V
0.7mA
+
1
-
-
+
-
+
+
2
-
D
Q
Ck
-
+
+
-
3.5V
4.9V
13
Reference
Regulator
Q1
Q2
8
9
11
10
12
V
CC
V
CC
1
2
3
15
16
14
7
Error Amp
1
Feedback PWM
Comparator Input
Ref.
Output
Gnd
UV
Lockout
Flip-
Flop
Output Control
Error Amp
2
Deadtime
Comparator
PWM
Comparator
Q
Capacitor C
T
Feedback/PWM Comp.
Deadtime Control
Flip-Flop
Clock Input
Flip-Flop
Q
Flip-Flop
Q
Output Q1
Emitter
Output Q2
Emitter
Output
Control
This device contains 46 active transistors.
TL494, NCV494
http://onsemi.com
5
APPLICATIONS INFORMATION
Description
The TL494 is a fixed-frequency pulse width modulation
control circuit, incorporating the primary building blocks
required for the control of a switching power supply. (See
Figure 1.) An internal-linear sawtooth oscillator is
frequency- programmable by two external components, R
T
and C
T
. The approximate oscillator frequency is determined
by:
f
osc
1.1
R
T
C
T
For more information refer to Figure 3.
Output pulse width modulation is accomplished by
comparison of the positive sawtooth waveform across
capacitor C
T
to either of two control signals. The NOR gates,
which drive output transistors Q1 and Q2, are enabled only
when the flip-flop clock-input line is in its low state. This
happens only during that portion of time when the sawtooth
voltage is greater than the control signals. Therefore, an
increase in control-signal amplitude causes a corresponding
linear decrease of output pulse width. (Refer to the Timing
Diagram shown in Figure 2.)
The control signals are external inputs that can be fed into
the deadtime control, the error amplifier inputs, or the
feedback input. The deadtime control comparator has an
effective 120 mV input offset which limits the minimum
output deadtime to approximately the first 4% of the
sawtooth-cycle time. This would result in a maximum duty
cycle on a given output of 96% with the output control
grounded, and 48% with it connected to the reference line.
Additional deadtime may be imposed on the output by
setting the deadtime-control input to a fixed voltage,
ranging between 0 V to 3.3 V.
Functional Table
Input/Output
Controls
Output Function
f
out
f
osc
=
Grounded
Single-ended PWM @ Q1 and Q2
1.0
@ V
ref
Push-pull Operation
0.5
The pulse width modulator comparator provides a means
for the error amplifiers to adjust the output pulse width from
the maximum percent on-time, established by the deadtime
control input, down to zero, as the voltage at the feedback
pin varies from 0.5 V to 3.5 V. Both error amplifiers have a
common mode input range from -0.3 V to (V
CC
- 2V), and
may be used to sense power-supply output voltage and
current. The error-amplifier outputs are active high and are
ORed together at the noninverting input of the pulse-width
modulator comparator. With this configuration, the
amplifier
that demands minimum output on time, dominates
control of the loop.
When capacitor C
T
is discharged, a positive pulse is
generated on the output of the deadtime comparator, which
clocks the pulse-steering flip-flop and inhibits the output
transistors, Q1 and Q2. With the output-control connected
to the reference line, the pulse-steering flip-flop directs the
modulated pulses to each of the two output transistors
alternately for push-pull operation. The output frequency is
equal to half that of the oscillator. Output drive can also be
taken from Q1 or Q2, when single-ended operation with a
maximum on-time of less than 50% is required. This is
desirable when the output transformer has a ringback
winding with a catch diode used for snubbing. When higher
output-drive currents are required for single-ended
operation, Q1 and Q2 may be connected in parallel, and the
output-mode pin must be tied to ground to disable the
flip-flop. The output frequency will now be equal to that of
the oscillator.
The TL494 has an internal 5.0 V reference capable of
sourcing up to 10 mA of load current for external bias
circuits. The reference has an internal accuracy of
$5.0%
with a typical thermal drift of less than 50 mV over an
operating temperature range of 0
to 70
C.
Figure 3. Oscillator Frequency versus
Timing Resistance
500 k
100 k
10 k
1.0 k
500
1.0 k 2.0 k 5.0 k
10 k
20 k 50 k
100 k 200 k
500 k 1.0 M
R
T,
TIMING RESISTANCE (
W)
, OSCILLA
T
OR FREQUENCY
(Hz)
f osc
V
CC
= 15 V
0.01
mF
0.1
mF
C
T
= 0.001
mF
TL494, NCV494
http://onsemi.com
6
Figure 4. Open Loop Voltage Gain and
Phase versus Frequency
Figure 5. Percent Deadtime versus
Oscillator Frequency
Figure 6. Percent Duty Cycle versus
Deadtime Control Voltage
1.0
10
100
1.0 k
10 k
100 k
1.0 M
, OPEN LOOP
VOL
T
AGE GAIN (dB)
VOL
f, FREQUENCY (Hz)
A
VOL
0
20
40
60
80
100
120
140
160
180
, EXCESS PHASE (DEGREES)
V
CC
= 15 V
DV
O
= 3.0 V
R
L
= 2.0 k
W
A
Figure 7. Emitter-Follower Configuration
Output Saturation Voltage versus
Emitter Current
500 k 1.0 k
10 k
100 k
500 k
f
osc
, OSCILLATOR FREQUENCY (Hz)
% DT
, PERCENT
DEADTIME (EACH OUTPUT)
C
T
= 0.001
mF
0.001
mF
0
1.0
2.0
3.0
3.5
V
DT
, DEADTIME CONTROL VOLTAGE (IV)
% DC, PERCENT
DUTY
CYCLE (EACH OUTPUT)
V
CC
= 15 V
V
OC
= V
ref
1. C
T
= 0.01
mF
2.
R
T
= 10 k
W
2. C
T
= 0.001
mF
2.
R
T
= 30 k
W
2
1
Figure 8. Common-Emitter Configuration
Output Saturation Voltage versus
Collector Current
0
100
200
300
400
I
E,
EMITTER CURRENT (mA)
, SA
TURA
TION VOL
T
AGE (V)
CE(sat)
V
0
100
200
300
400
I
C
, COLLECTOR CURRENT (mA)
CE(sat)
, SA
TURA
TION VOL
T
AGE (V)
V
Figure 9. Standby Supply Current
versus Supply Voltage
0
5.0
10
15
20
25
30
35
40
CC
, SUPPL
Y
CURRENT
(mA)
V
CC
, SUPPLY VOLTAGE (V)
I
120
110
100
90
80
70
60
50
40
30
20
10
0
20
18
16
14
12
10
8.0
6.0
4.0
2.0
0
50
40
30
20
10
0
1.9
1.8
1.7
1.6
1.5
1.4
1.3
1.2
1.1
2.0
1.8
1.6
1.4
1.2
1.0
0.8
0.6
0.4
10
9.0
8.0
7.0
6.0
5.0
4.0
3.0
2.0
1.0
0
TL494, NCV494
http://onsemi.com
7
Figure 10. Error-Amplifier Characteristics
Figure 11. Deadtime and Feedback Control Circuit
Figure 12. Common-Emitter Configuration
Test Circuit and Waveform
+
+
V
in
Error Amplifier
Under Test
Feedback
Terminal
(Pin 3)
Other Error
Amplifier
V
ref
V
CC
= 15V
150
2W
Output 1
Output 2
C1
E1
C2
E2
Ref
Out
Gnd
Output
Control
(+)
(+)
(-)
(-)
Feedback
Deadtime
Error
V
CC
Test
Inputs
50k
R
T
C
T
150
2W
Figure 13. Emitter-Follower Configuration
Test Circuit and Waveform
R
L
68
V
C
C
L
15pF
C
E
Q
Each
Output
Transistor
15V
90%
V
CC
10%
90%
10%
t
r
t
f
R
L
68
V
EE
C
L
15pF
C
E
Q
Each
Output
Transistor
15V
90%
V
EE
10%
90%
10%
t
r
t
f
-
-
Gnd
TL494, NCV494
http://onsemi.com
8
Figure 14. Error-Amplifier Sensing Techniques
Figure 15. Deadtime Control Circuit
Figure 16. Soft-Start Circuit
Figure 17. Output Connections for Single-Ended and Push-Pull Configurations
V
O
To Output
Voltage of
System
R1
1
2
V
ref
R2
+
Error
Amp
Positive Output Voltage
V
O
= V
ref
1 +
R
1
3
+
1
2
V
ref
R2
V
O
R1
Negative Output Voltage
-
To Output
Voltage of
System
Error
Amp
-
V
O
= V
ref
R
1
R1
R2
Output
Control
Output
Q
R
T
C
T
D
T
V
ref
4
5
6
0.001
30k
R
1
R
2
Max. % on Time, each output
45 -
80
1 +
Output
Q
V
ref
4
D
T
C
S
R
S
Output
Control
Single-Ended
Q
1
Q
2
Q
C
1.0 mA to
500 mA
Q
E
2.4 V
V
OC
V
ref
Push-Pull
Q
1
Q
2
C
1
E
1
C
2
E
2
1.0 mA to
250 mA
Output
Control
0
V
OC
0.4 V
C
1
E
1
C
2
E
2
R
2
R
2
1.0 mA to
250 mA
L1 - 3.5 mH @ 0.3 A
T1 - Primary: 20T C.T. #28 AWG
T1 -
Secondary: 12OT C.T. #36 AWG
T1 -
Core: Ferroxcube 1408P-L00-3CB
TL494, NCV494
http://onsemi.com
9
Figure 18. Slaving Two or More Control Circuits
Figure 19. Operation with V
in
> 40 V Using
External Zener
Figure 20. Pulse Width Modulated Push-Pull Converter
R
T
C
T
6
5
V
ref
R
T
C
T
Master
V
ref
Slave
(Additional
Circuits)
R
T
C
T
5
6
V
in
> 40V
R
S
V
Z
= 39V
1N975A
V
CC
5.0V
Ref
12
270
Gnd
7
+V
in
= 8.0V to 20V
1
2
3
15
16
+
-
-
+
Comp
OC
V
REF
DT
C
T
R
T
Gnd
E
1
E
2
13
14
4
5
6
7
9
10
1M
33k
0.01 0.01
V
CC
C
1
C
2
8
11
47
47
10
+
10k
4.7k
4.7k
15k
Tip
32
+
T
1
1N4934
L
1
1N4934
240
+
50
35V
4.7k
1.0
22
k
+
+V
O
= 28 V
I
O
= 0.2 A
12
All capacitors in
mF
TL494
0.001
50
35V
50
25V
Tip
32
Test
Conditions
Results
Line Regulation
V
in
= 10 V to 40 V
14 mV 0.28%
Load Regulation
V
in
= 28 V, I
O
= 1.0 mA to 1.0 A
3.0 mV 0.06%
Output Ripple
V
in
= 28 V, I
O
= 1.0 A
65 mV pp P.A.R.D.
Short Circuit Current
V
in
= 28 V, R
L
= 0.1
W
1.6 A
Efficiency
V
in
= 28 V, I
O
= 1.0 A
71%
TL494, NCV494
http://onsemi.com
10
Figure 21. Pulse Width Modulated Step-Down Converter
+V
in
= 10V to 40V
Tip 32A
1.0mH @ 2A
+V
O
= 5.0 V
I
O
= 1.0 A
50
10V
+
5.1k
MR850
0.1
150
5.1k
5.1k
47k
1.0M
0.1
3
2
1
14
15
16
Comp
-
+
-
V
ref
+
V
CC
C
1
C
2
50
50V
0.001
5
6
4
13
7
9
10
C
T
R
T
D.T. O.C. Gnd E
1
E
2
+
47k
+
500
10V
150
47
11
12
8
TL494
Test
Conditions
Results
Line Regulation
V
in
= 8.0 V to 40 V
3.0 mV
0.01%
Load Regulation
V
in
= 12.6 V, I
O
= 0.2 mA to 200 mA
5.0 mV
0.02%
Output Ripple
V
in
= 12.6 V, I
O
= 200 mA
40 mV pp
P.A.R.D.
Short Circuit Current
V
in
= 12.6 V, R
L
= 0.1
W
250 mA
Efficiency
V
in
= 12.6 V, I
O
= 200 mA
72%
TL494, NCV494
http://onsemi.com
11
PACKAGE DIMENSIONS
PDIP-16
N SUFFIX
CASE 648-08
ISSUE R
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.
-A-
B
F
C
S
H
G
D
J
L
M
16 PL
SEATING
1
8
9
16
K
PLANE
-T-
M
A
M
0.25 (0.010)
T
DIM
MIN
MAX
MIN
MAX
MILLIMETERS
INCHES
A
0.740
0.770
18.80
19.55
B
0.250
0.270
6.35
6.85
C
0.145
0.175
3.69
4.44
D
0.015
0.021
0.39
0.53
F
0.040
0.70
1.02
1.77
G
0.100 BSC
2.54 BSC
H
0.050 BSC
1.27 BSC
J
0.008
0.015
0.21
0.38
K
0.110
0.130
2.80
3.30
L
0.295
0.305
7.50
7.74
M
0
10
0
10
S
0.020
0.040
0.51
1.01
_
_
_
_
SO-16
D SUFFIX
CASE 751B-05
ISSUE J
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
1
8
16
9
SEATING
PLANE
F
J
M
R
X 45
_
G
8 PL
P
-B-
-A-
M
0.25 (0.010)
B
S
-T-
D
K
C
16 PL
S
B
M
0.25 (0.010)
A
S
T
DIM
MIN
MAX
MIN
MAX
INCHES
MILLIMETERS
A
9.80
10.00
0.386
0.393
B
3.80
4.00
0.150
0.157
C
1.35
1.75
0.054
0.068
D
0.35
0.49
0.014
0.019
F
0.40
1.25
0.016
0.049
G
1.27 BSC
0.050 BSC
J
0.19
0.25
0.008
0.009
K
0.10
0.25
0.004
0.009
M
0
7
0
7
P
5.80
6.20
0.229
0.244
R
0.25
0.50
0.010
0.019
_
_
_
_
TL494, NCV494
http://onsemi.com
12
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
"Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850
TL494/D
SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.