TS912
RAIL TO RAIL
CMOS DUAL OPERATIONAL AMPLIFIER
April 1999
.
RAIL TO RAIL INPUT AND OUTPUT
VOLTAGE RANGES
.
SINGLE SUPPLY OPERATION FROM 2.7V
TO 16V
.
EXTREMELY LOW INPUT BIAS CURRENT :
1pA typ
.
LOW INPUT OFFSET VOLTAGE : 2mV max.
.
SPECIFIED FOR 600
AND 100
LOADS
.
LOW SUPPLY CURRENT : 200
A/Ampli
(VCC = 3V)
.
ESD TOLERANCE : 3KV
.
LATCH-UP IMMUNITY
.
MACROMODEL INCLUDED IN THIS
SPECIFICATION
1
2
3
4
5
6
7
8
-
+
-
+
Inverting Input 1
Output 1
Non-inverting Input 1
V
CC
V
CC
+
Output 2
Inverting Input 2
Non-inverting Input 2
PIN CONNECTIONS (top view)
DESCRIPTION
The TS912 is a RAIL TO RAIL CMOS dual opera-
tional amplifier designed to operate with a single or
dual supply voltage.
The input voltage range V
icm
includes the two
supply rails V
CC
+
and V
CC
-
.
The output reaches :
V
CC
-
+40mV
V
CC
+
-50mV
with R
L
= 10k
V
CC
-
+350mV
V
CC
+
-350mV
with R
L
= 600
This product offers a broad supply voltage operat-
ing range from 2.7V to 16V and a supply current of
only 200
A/amp. (V
CC
= 3V).
Source and sink output current capability is typi-
cally 40mA (at V
CC
= 3V), fixed by an internal
limitation circuit.
STMicroelectronics is offering a quad op-amp with
the same features : TS914.
ORDER CODES
Part Number
Temperature Range
Package
N
D
TS912I/AI/BI
-40, +125
o
C
N
DIP8
(Plastic Package)
D
SO8
(Plastic Micropackage)
1/12
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage - (note 1)
18
V
V
id
Differential Input Voltage - (note 2)
18
V
V
i
Input Voltage - (note 3)
-0.3 to 18
V
I
in
Current on Inputs
50
mA
I
o
Current on Outputs
130
mA
T
oper
Operating Free Air Temperature Range
TS912I/AI/BI
-40 to +125
o
C
T
stg
Storage Temperature
-65 to +150
o
C
Notes :
1. All voltage values, except differential voltage are with respect to network ground terminal.
2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
3. The magnitude of input and output voltages must never exceed V
CC
+
+0.3V.
OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V
CC
Supply Voltage
2.7 to 16
V
V
icm
Common Mode Input Voltage Range
V
CC
-
-0.2 to V
CC
+
+0.2
V
Non-inverting
Input
Inverting
Input
Inte rnal
Vre f
O utput
V
CC
V
CC
SCHEMATIC DIAGRAM (1/2 TS912)
TS912
2/12
ELECTRICAL CHARACTERISTICS
V
CC
+
= 3V, V
CC
-
= 0V, R
L
,C
L
connected to V
CC
/2, T
amb
= 25
o
C (unless otherwise specified)
Symbol
Parameter
TS912I/AI/BI
Unit
Min.
Typ.
Max.
V
io
Input Offset Voltage (V
ic
= V
o
= V
CC
/2)
TS912
TS912A
TS912B
T
min.
T
amb
T
max.
TS912
TS912A
TS912B
10
5
2
12
7
3
mV
DV
io
Input Offset Voltage Drift
5
V/
o
C
I
io
Input Offset Current - (note 1)
T
min.
T
amb
T
max.
1
100
200
pA
I
ib
Input Bias Current - (note 1)
T
min.
T
amb
T
max.
1
150
300
pA
I
CC
Supply Current (per amplifier, A
VCL
= 1, no load)
T
min.
T
amb
T
max.
200
300
400
A
CMR
Common Mode Rejection Ratio
V
ic
= 0 to 3V, V
o
= 1.5V
70
dB
SVR
Supply Voltage Rejection Ratio (V
CC
+
= 2.7 to 3.3V, V
O
= V
CC
/2)
50
80
dB
A
vd
Large Signal Voltage Gain (R
L
= 10k
, V
O
= 1.2V to 1.8V)
T
min.
T
amb
T
max.
3
2
10
V/mV
V
OH
High Level Output Voltage (V
id
= 1V)
R
L
= 100k
R
L
= 10k
R
L
= 600
R
L
= 100
T
min.
T
amb
T
max.
R
L
= 10k
R
L
= 600
2.95
2.9
2.3
2.8
2.1
2.96
2.6
2
V
V
OL
Low Level Output Voltage (V
id
= -1V)
R
L
= 100k
R
L
= 10k
R
L
= 600
R
L
= 100
T
min.
T
amb
T
max.
R
L
= 10k
R
L
= 600
30
300
900
50
70
400
100
600
mV
I
o
Output Short Circuit Current (V
id
=
1V)
Source
(V
o
= V
CC
-
)
Sink
(V
o
= V
CC
+
)
20
20
40
40
mA
GBP
Gain Bandwidth Product
(A
VCL
= 100, R
L
= 10k
, C
L
= 100pF, f = 100kHz)
0.8
MHz
SR
+
Slew Rate (A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
i
= 1.3V to 1.7V)
0.4
V/
s
SR
-
Slew Rate (A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
i
= 1.3V to 1.7V)
0.3
V/
s
m
Phase Margin
30
Degrees
e
n
Equivalent Input Noise Voltage (R
s
= 100
, f = 1kHz)
30
nV
Hz
Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.
TS912
3/12
ELECTRICAL CHARACTERISTICS
V
CC
+
= 5V, V
CC
-
= 0V, R
L
,C
L
connected to V
CC
/2, T
amb
= 25
o
C (unless otherwise specified)
Symbol
Parameter
TS912I/AI/BI
Unit
Min.
Typ.
Max.
V
io
Input Offset Voltage (V
ic
= V
o
= V
CC
/2)
TS912
TS912A
TS912B
T
min.
T
amb
T
max.
TS912
TS912A
TS912B
10
5
2
12
7
3
mV
DV
io
Input Offset Voltage Drift
5
V/
o
C
I
io
Input Offset Current - (note 1)
T
min.
T
amb
T
max.
1
100
200
pA
I
ib
Input Bias Current - (note 1)
T
min.
T
amb
T
max.
1
150
300
pA
I
CC
Supply Current (per amplifier, A
VCL
= 1, no load)
T
min.
T
amb
T
max.
230
350
450
A
CMR
Common Mode Rejection Ratio
V
ic
= 1.5 to 3.5V, V
o
= 2.5V
60
85
dB
SVR
Supply Voltage Rejection Ratio (V
CC
+
= 3 to 5V, V
O
= V
CC
/2)
55
80
dB
A
vd
Large Signal Voltage Gain (R
L
= 10k
, V
O
= 1.5V to 3.5V)
T
min.
T
amb
T
max.
10
7
40
V/mV
V
OH
High Level Output Voltage (V
id
= 1V)
R
L
= 100k
R
L
= 10k
R
L
= 600
R
L
= 100
T
min.
T
amb
T
max.
R
L
= 10k
R
L
= 600
4.95
4.9
4.25
4.8
4.1
4.95
4.55
3.7
V
V
OL
Low Level Output Voltage (V
id
= -1V)
R
L
= 100k
R
L
= 10k
R
L
= 600
R
L
= 100
T
min.
T
amb
T
max.
R
L
= 10k
R
L
= 600
40
350
1400
50
100
500
150
750
mV
I
o
Output Short Circuit Current (V
id
=
1V)
Source
(V
o
= V
CC
-
)
Sink
(V
o
= V
CC
+
)
45
45
65
65
mA
GBP
Gain Bandwidth Product
(A
VCL
= 100, R
L
= 10k
, C
L
= 100pF, f = 100kHz)
1
MHz
SR
+
Slew Rate (A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
i
= 1V to 4V)
0.8
V/
s
SR
-
Slew Rate (A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
i
= 1V to 4V)
0.6
V/
s
e
n
Equivalent Input Noise Voltage (R
s
= 100
, f = 1kHz)
30
nV
Hz
V
O1
/V
O2
Channel Separation (f = 1kHz)
120
dB
m
Phase Margin
30
Degrees
Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.
TS912
4/12
ELECTRICAL CHARACTERISTICS
V
CC
+
= 10V, V
CC
-
= 0V, R
L
,C
L
connected to V
CC
/2, T
amb
= 25
o
C (unless otherwise specified)
Symbol
Parameter
TS912I/AI/BI
Unit
Min.
Typ.
Max.
V
io
Input Offset Voltage (V
ic
= V
o
= V
CC
/2)
TS912
TS912A
TS912B
T
min.
T
amb
T
max.
TS912
TS912A
TS912B
10
5
2
12
7
3
mV
DV
io
Input Offset Voltage Drift
5
V/
o
C
I
io
Input Offset Current - (note 1)
T
min.
T
amb
T
max.
1
100
200
pA
I
ib
Input Bias Current - (note 1)
T
min.
T
amb
T
max.
1
150
300
pA
I
CC
Supply Current (per amplifier, A
VCL
= 1, no load)
T
min.
T
amb
T
max.
400
600
700
A
CMR
Common Mode Rejection Ratio
V
ic
= 3 to 7V, V
o
= 5V
V
ic
= 0 to 10V, V
o
= 5V
60
50
90
75
dB
SVR
Supply Voltage Rejection Ratio (V
CC
+
= 5 to 10V, V
O
= V
CC
/2)
60
90
dB
A
vd
Large Signal Voltage Gain (R
L
= 10k
, V
O
= 2.5V to 7.5V)
T
min.
T
amb
T
max.
15
10
50
V/mV
V
OH
High Level Output Voltage (V
id
= 1V)
R
L
= 100k
R
L
= 10k
R
L
= 600
R
L
= 100
T
min.
T
amb
T
max.
R
L
= 10k
R
L
= 600
9.95
9.85
9
9.8
8.8
9.95
9.35
7.8
V
V
OL
Low Level Output Voltage (V
id
= -1V)
R
L
= 100k
R
L
= 10k
R
L
= 600
R
L
= 100
T
min.
T
amb
T
max.
R
L
= 10k
R
L
= 600
50
650
2300
50
150
800
150
900
mV
I
o
Output Short Circuit Current (V
id
=
1V)
Source
(V
o
= V
CC
-
)
Sink
(V
o
= V
CC
+
)
45
50
65
75
mA
GBP
Gain Bandwidth Product
(A
VCL
= 100, R
L
= 10k
, C
L
= 100pF, f = 100kHz)
1.4
MHz
SR
+
Slew Rate (A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
i
= 2.5V to 7.5V)
1.3
V/
s
SR
-
Slew Rate (A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
i
= 2.5V to 7.5V)
0.8
V/
s
m
Phase Margin
40
Degrees
e
n
Equivalent Input Noise Voltage (R
s
= 100
, f = 1kHz)
30
nV
Hz
THD
Total Harmonic Distortion
(A
VCL
= 1, R
L
= 10k
, C
L
= 100pF, V
O
= 4.75V to 5.25V, f = 1kHz)
0.024
%
C
in
Input Capacitance
1.5
pF
Note 1 : Maximum values including unavoidable inaccuracies of the industrial test.
TS912
5/12
PDF 
ZIP