



18-Mb DDR-II SRAM Four-word Burst Architecture

Features

- 18-Mb density (2M x 8, 1M x 18, 512K x 36)
 - Supports concurrent transactions
- 250-MHz clock for high bandwidth
- Four-word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces (data transferred at 500 MHz) @ 250 MHz
- Two input clocks (K and \bar{K}) for precise DDR timing
 - SRAM uses rising edges only
- Two output clocks (C and \bar{C}) accounts for clock skew and flight time mismatches
- Echo clocks (CQ and \bar{CQ}) simplify data capture in high speed systems
- Synchronous internally self-timed writes
- 1.8V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4V– V_{DD})
- 13 x 15 mm 1.0-mm pitch fBGA package, 165-ball (11 x 15 matrix)
- JTAG interface
- On-chip Delay Lock Loop (DLL)

Configurations

CY7C1317V18 – 2M x 8

CY7C1319V18 – 1M x 18


CY7C1321V18 – 512K x 36



Functional Description

The CY7C1317V18/CY7C1319V18/CY7C1321V18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II (Double Data Rate) architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a two-bit burst counter. Addresses for Read and Write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of C and \bar{C} if provided, or on the rising edge of K and \bar{K} if C/ \bar{C} are not provided. Each address location is associated with four 8-bit words in the case of CY7C1317V18 that burst sequentially into or out of the device. The burst counter always starts with "00" internally in the case of CY7C1317V18. On CY7C1319V18 and CY7C1321V18, the burst counter takes in the last two significant bits of the external address and bursts four 18-bit words in the case of CY7C1319V18, and four 36-bit words in the case of CY7C1321V18, sequentially into or out of the device.

Asynchronous inputs include impedance match (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs, \bar{D}) are tightly matched to the two output echo clocks CQ/ \bar{CQ} , eliminating the need for separately capturing data from each individual DDR SRAM in the system design. Output data clocks (C/ \bar{C}) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by the K or \bar{K} input clocks. All data outputs pass through output registers controlled by the C or \bar{C} input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.



Logic Block Diagram (CY7C1319V18)

Logic Block Diagram (CY7C1321V18)

Selection Guide^[1]

	300 MHz	250 MHz	200 MHz	167 MHz	Unit
Maximum Operating Frequency	300	250	200	167	MHz
Maximum Operating Current	TBD	TBD	TBD	TBD	mA

Note:

1. Shaded cells indicate advanced information.



Pin Configurations

CY7C1317V18 (2M x 8) - 11 x 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
A	CQ	V _{SS} /72M	A	R/W	BWS ₁	K	NC	LD	A	V _{SS} /36M	CQ
B	NC	NC	NC	A	NC	K	BWS ₀	A	NC	NC	DQ3
C	NC	NC	NC	V _{SS}	A	NC	A	V _{SS}	NC	NC	NC
D	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ4	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
H	DOFF	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ0
M	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
N	NC	NC	NC	V _{SS}	A	A	A	V _{SS}	NC	NC	NC
P	NC	NC	DQ7	A	A	C	A	A	NC	NC	NC
R	TDO	TCK	A	A	A	C	A	A	A	TMS	TDI

CY7C1319V18 (1M x 18) - 11 x 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
A	CQ	V _{SS} /72M	A	R/W	BWS ₁	K	NC	LD	A	V _{SS} /36M	CQ
B	NC	DQ9	NC	A	NC	K	BWS ₀	A	NC	NC	DQ8
C	NC	NC	NC	V _{SS}	A	A0	A1	V _{SS}	NC	DQ7	NC
D	NC	NC	DQ10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ11	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ6
F	NC	DQ12	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	DQ5
G	NC	NC	DQ13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	NC
H	DOFF	V _{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	NC	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	DQ4	NC
K	NC	NC	DQ14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	NC	NC	DQ3
L	NC	DQ15	NC	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	NC	DQ2
M	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	DQ1	NC
N	NC	NC	DQ16	V _{SS}	A	A	A	V _{SS}	NC	NC	NC
P	NC	NC	DQ17	A	A	C	A	A	NC	NC	DQ0
R	TDO	TCK	A	A	A	C	A	A	A	TMS	TDI

Pin Configurations (continued)

CY7C1321V18 (512K x 36) - 11 x 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
A	\overline{CQ}	$V_{SS}/144M$	NC/36M	R/\overline{W}	\overline{BWS}_2	\overline{K}	\overline{BWS}_1	\overline{LD}	A	$V_{SS}/72M$	CQ
B	NC	DQ27	DQ18	A	\overline{BWS}_3	K	\overline{BWS}_0	A	NC	NC	DQ8
C	NC	NC	DQ28	V_{SS}	A	A0	A1	V_{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
H	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	DQ34	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V_{SS}	A	A	A	V_{SS}	NC	NC	DQ10
P	NC	NC	DQ26	A	A	C	A	A	NC	DQ9	DQ0
R	TDO	TCK	A	A	A	\overline{C}	A	A	A	TMS	TDI

Pin Definitions

Pin Name	I/O	Pin Description
$DQ_{[x:0]}$	Input/Output-Synchronous	Data input/Output signals. Inputs are sampled on the rising edge of K and \overline{K} clocks during valid write operations. These pins drive out the requested data during a Read operation. Valid data is driven out on the rising edge of both the C and \overline{C} clocks during Read operations or K and \overline{K} when in single clock mode. When the Read port is deselected, $Q_{[x:0]}$ are automatically three-stated. CY7C1317V18 - $DQ_{[7:0]}$ CY7C1319V18 - $DQ_{[17:0]}$ CY7C1321V18 - $DQ_{[35:0]}$
\overline{LD}	Input-Synchronous	Synchronous Load. This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 4 data (two clock periods of bus activity).
$\overline{BWS}_0, \overline{BWS}_1, \overline{BWS}_2, \overline{BWS}_3$	Input-Synchronous	Byte Write Select 0, 1, 2, and 3 – active LOW. Sampled on the rising edge of the K and \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1311V18 - \overline{BWS}_0 controls $D_{[3:0]}$ and \overline{BWS}_1 controls $D_{[7:4]}$. CY7C1313V18 - \overline{BWS}_0 controls $D_{[8:0]}$ and \overline{BWS}_1 controls $D_{[17:9]}$. CY7C1315V18 - \overline{BWS}_0 controls $D_{[8:0]}$, \overline{BWS}_1 controls $D_{[17:9]}$, \overline{BWS}_2 controls $D_{[26:18]}$ and \overline{BWS}_3 controls $D_{[35:27]}$. All the byte writes are sampled on the same edge as the data. Deselecting a Byte Write Select will cause the corresponding byte of data to be ignored and not written into the device.
A, A0, A1	Input-Synchronous	Address inputs. These address inputs are multiplexed for both Read and Write operations. Internally, the device is organized as 2M x 8 (4 arrays each of 512K x 8) for CY7C1317V18, 1M x 18 (4 arrays each of 256K x 18) for CY7C1319V18 and 256K x 36 (four arrays each of 128K x 36) for CY7C1321V18. CY7C1317V18 - Since the least two significant bits of the address internally are "00," only 19 address inputs are needed to access the entire memory array. CY7C1319V18 - A0 and A1 are the inputs to the burst counter. These are incremented in a linear fashion internally. 20 address inputs are needed to access the entire memory array. CY7C1321V18 - A0 and A1 are the inputs to the burst counter. These are incremented in a linear fashion internally. 19 address inputs are needed to access the entire memory array. All the address inputs are ignored when the appropriate port is deselected.

Pin Definitions (continued)

Pin Name	I/O	Pin Description
R/W	Input-Synchronous	Synchronous Read/Write Input. When LD is LOW, this input designates the access type (Read when R/W is HIGH, Write when R/W is LOW) for loaded address. R/W must meet the set-up and hold times around edge of K.
C	Input-Clock	Positive Output Clock Input. C is used in conjunction with \bar{C} to clock out the Read data from the device. C and \bar{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
C	Input-Clock	Negative Output Clock Input. C is used in conjunction with \bar{C} to clock out the Read data from the device. C and \bar{C} can be used together to deskew the flight times of various devices on the board back to the controller. See application example for further details.
K	Input-Clock	Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
K	Input-Clock	Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Echo Clock	CQ is referenced with respect to C. This is a free running clock and is synchronized to the output clock of the QDR ^{TM-II} . In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the AC timing table.
CQ	Echo Clock	CQ is referenced with respect to \bar{C}. This is a free running clock and is synchronized to the output clock of the QDR ^{TM-II} . In the single clock mode, \bar{CQ} is generated with respect to \bar{K} . The timings for the echo clocks are shown in the AC timing table.
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. $Q_{[x:0]}$ output impedance are set to $0.2 \times RQ$, where RQ is a resistor connected between ZQ and ground. Alternately, this pin can be connected directly to V_{DD} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
\overline{DOFF}	Input	DLL Turn Off. Connecting this pin to ground will turn off the DLL inside the device. The timings in the DLL turned off operation will be different from those listed in this data sheet. More details on this operation can be found in the application note, "DLL Operation in the QDR ^{TM-II} ."
TDO	Output	TDO for JTAG.
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	Input	No connects. Can be tied to any voltage level.
NC/36M	Input	Address expansion for 36M. This is not connected to the die.
NC/72M	Input	Address expansion for 72M. This is not connected to the die and so can be tied to any voltage level.
$V_{SS}/72M$	Input	Address expansion for 72M. This must be tied LOW on the 18M SRAM.
$V_{SS}/144M$	Input	Address expansion for 144M. This must be tied LOW on the 18M SRAM.
$V_{SS}/288M$	Input	Address expansion for 288M. This must be tied LOW on the 18M SRAM.
V_{REF}	Input-Reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs and Outputs as well as AC measurement points.
V_{DD}	Power Supply	Power supply inputs to the core of the device. Should be connected to 1.8V power supply.
V_{SS}	Ground	Ground for the device. Should be connected to ground of the system.
V_{DDQ}	Power Supply	Power supply inputs for the outputs of the device. Should be connected to 1.5V power supply.

Introduction

Functional Overview

The CY7C1317V18/CY7C1319V18/CY7C1321V18 are synchronous pipelined Burst SRAMs equipped with a DDR interface.

Accesses are initiated on the Positive Input Clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and \bar{K}) and all output timing is referenced to the output clocks (C/ \bar{C} or K/K when in single-clock mode).

All synchronous data inputs ($D_{[x:0]}$) pass through input registers controlled by the input clocks (K and \bar{K}). All synchronous data outputs ($Q_{[x:0]}$) pass through output registers controlled by the rising edge of the output clocks (C/ \bar{C} or K/K when in single clock mode).

All synchronous control (R/\bar{W} , \bar{LD} , $\overline{BWS}_{[0:X]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

The following descriptions take CY7C1319V18 as an example. However, the same is true for the other DDR-II SRAMs, CY7C1317V18 and CY7C1321V18.

These chips utilize a Delay Lock Loop (DLL) that is designed to function between 80 MHz and the specified maximum clock frequency. The DLL may be disabled by applying ground to the \overline{DOFF} pin.

Read Operations

The CY7C1319V18 is organized internally as a 256K x 72 SRAM. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting R/\bar{W} HIGH and \bar{LD} LOW at the rising edge of the Positive Input Clock (K). The address presented to the Address inputs is stored in the Read address register and the least two significant bits of the address are presented to the burst counter. The burst counter increments the address in a linear fashion. Following the next K clock rise the corresponding 18-bit word of data from this address location is driven onto the $Q_{[17:0]}$ using \bar{C} as the output timing reference. On the subsequent rising edge of C the next 18-bit data word from the address location generated by the burst counter is driven onto the $Q_{[17:0]}$. This process continues until all four 18-bit data words have been driven out onto $Q_{[17:0]}$. The requested data will be valid 0.35 ns from the rising edge of the output clock (C or \bar{C} , 250-MHz device). In order to maintain the internal logic, each read access must be allowed to complete. Each Read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, Read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device will ignore the second Read request. Read accesses can be initiated on every other K clock rise. Doing so will pipeline the data flow such that data is transferred out of the device on every rising edge of the output clocks (C/ \bar{C} or K/K when in single-clock mode).

When the read port is deselected, the CY7C1319V18 will first complete the pending read transactions. Synchronous internal circuitry will automatically three-state the outputs following the next rising edge of the Positive Output Clock (C). This will allow for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting R/\bar{W} LOW and \bar{LD} LOW at the rising edge of the Positive Input Clock (K). The

address presented to Address inputs are stored in the Write address register and the least two significant bits of the address are presented to the burst counter. The burst counter increments the address in a linear fashion. On the following K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the 18-bit Write Data register provided $\overline{BWS}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the Negative Input Clock (\bar{K}) the information presented to $D_{[17:0]}$ is also stored into the Write Data Register provided $\overline{BWS}_{[1:0]}$ are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, Write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device will ignore the second Write request. Write accesses can be initiated on every other rising edge of the Positive Input Clock (K). Doing so will pipeline the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and \bar{K}).

When deselected, the write port will ignore all inputs after the pending Write operations have been completed.

Byte Write Operations

Byte Write operations are supported by the CY7C1319V18. A Write operation is initiated as described in the Write Operation section above. The bytes that are written are determined by \overline{BWS}_0 and \overline{BWS}_1 , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write will allow the data being presented to be latched and written into the device. Deasserting the Byte Write Select input during the data portion of a write will allow the data stored in the device for that byte to remain unaltered. This feature can be used to simplify Read/Modify/Write operations to a Byte Write operation.

Single Clock Mode

The CY7C1319V18 can be used with a single clock that controls both the input and output registers. In this mode the device will recognize only a single pair of input clocks (K and \bar{K}) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the \bar{K}/K and C/ \bar{C} clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and \bar{C} HIGH at power-on. This function is a strap option and not alterable during device operation.

DDR Operation

The CY7C1319V18 enables high-performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation. The CY7C1319V18 requires a No Operation (NOP) cycle when transitioning from a Read to a Write cycle. At higher frequencies, some applications may require a second NOP cycle to prevent contention.

If a Read occurs after a Write cycle, address and data for the Write are stored in registers. The write information must be stored because the SRAM can not perform the last word Write to the array without conflicting with the Read. The data stays in this register until the next Write cycle occurs. On the first Write cycle after the Read(s), the stored data from the earlier Write will be written into the SRAM array. This is called a Posted Write.

Depth Expansion

Depth expansion requires replicating the \overline{LD} control signal for each bank. All other control signals can be common between banks as appropriate.

Programmable Impedance


An external resistor, RQ must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of $\pm 10\%$ is between 175Ω and 350Ω , with

$V_{DDQ} = 1.5V$. The output impedance is adjusted every 1024 cycles to adjust for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR-II to simplify data capture on high-speed systems. Two echo clocks are generated by the DDR-II. CQ is referenced with respect to C and \overline{CQ} is referenced with respect to \overline{C} . These are free running clocks and are synchronized to the output clock of the DDR-II. In the single clock mode, CQ is generated with respect to K and \overline{CQ} is generated with respect to \overline{K} . The timings for the echo clocks are shown in the AC Timing table.

Application Example^[2]



Truth Table^[3, 4, 5, 6, 7, 8]

Operation	K	\overline{LD}	R/W	DQ	DQ	DQ	DQ
Write Cycle: Load address; input write data on 2 consecutive K and \overline{K} rising edges.	L-H	L	L	$\overline{D}(A1)$ at $\overline{K}(t+1) \uparrow$	$\overline{D}(A2)$ at $\overline{K}(t+1) \uparrow$	$\overline{D}(A3)$ at $\overline{K}(t+2) \uparrow$	$\overline{D}(A4)$ at $\overline{K}(t+2) \uparrow$
Read Cycle: Load address; wait one cycle; read data on 2 consecutive C and \overline{C} rising edges.	L-H	L	H	$\overline{Q}(A1)$ at $\overline{C}(t+1) \uparrow$	$\overline{Q}(A2)$ at $\overline{C}(t+2) \uparrow$	$\overline{Q}(A3)$ at $\overline{C}(t+2) \uparrow$	$\overline{Q}(A4)$ at $\overline{C}(t+3) \uparrow$
NOP: No Operation	L-H	H	X	High-Z	High-Z	High-Z	High-Z
Standby: Clock Stopped	Stopped	X	X	Previous State	Previous State	Previous State	Previous State

Notes:

- The above application shows 4 CY7C1319V18 being used. This holds true for CY7C1317V18 and CY7C1321V18 as well.
- X = "Don't Care," H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.
- Device will power-up deselected and the outputs in a three-state condition.
- On CY7C1319V18 and CY7C1321V18, "A1" represents address location latched by the devices when transaction was initiated and A2, A3, A4 represents the addresses sequence in the burst. On CY7C1317V18, "A1" represents A + '00', A2 represents A + '01', "A3" represents A + '10' and A4 represents A + '11'.
- t' represents the cycle at which a read/write operation is started. t+1, t+2 and t+3 are the first, second and third clock cycles succeeding the "t" clock cycle.
- Data inputs are registered at \overline{K} and \overline{K} rising edges. Data outputs are delivered on C and \overline{C} rising edges, except when in single clock mode.
- It is recommended that $K = \overline{K}$ and $C = \overline{C} = \text{HIGH}$ when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.



Linear Burst Address Table (CY7C1319V18 and CY7C1321V18)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X..X00	X..X01	X..X10	X..X11
X..X01	X..X10	X..X11	X..X00
X..X10	X..X11	X..X00	X..X01
X..X11	X..X00	X..X01	X..X10

Write Cycle Descriptions^[3, 9](CY7C1317V18 and CY7C1319V18)

\overline{BWS}_0	\overline{BWS}_1	K	\overline{K}	Comments
L	L	L-H	-	During the Data portion of a Write sequence : CY7C1317V18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1319V18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	-	L-H	During the Data portion of a Write sequence : CY7C1317V18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1319V18 – both bytes ($D_{[17:0]}$) are written into the device.
L	H	L-H	-	During the Data portion of a Write sequence : CY7C1317V18 – only the lower nibble ($D_{[3:0]}$) is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1319V18 – only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[17:9]}$ will remain unaltered.
L	H	-	L-H	During the Data portion of a Write sequence : CY7C1317V18 – only the lower nibble ($D_{[3:0]}$) is written into the device. $D_{[7:4]}$ will remain unaltered, CY7C1319V18 – only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[17:9]}$ will remain unaltered.
H	L	L-H	-	During the Data portion of a Write sequence : CY7C1317V18 – only the upper nibble ($D_{[7:4]}$) is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1319V18 – only the upper byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ will remain unaltered.
H	L	-	L-H	During the Data portion of a Write sequence : CY7C1317V18 – only the upper nibble ($D_{[7:4]}$) is written into the device. $D_{[3:0]}$ will remain unaltered, CY7C1319V18 – only the upper byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ will remain unaltered.
H	H	L-H	-	No data is written into the devices during this portion of a write operation.
H	H	-	L-H	No data is written into the devices during this portion of a write operation.

Note:

- Assumes a Write cycle was initiated per the Write Port Cycle Description Truth Table. \overline{BWS}_0 , \overline{BWS}_1 in the case of CY7C1317V18 and CY7C1319V18 and also \overline{BWS}_2 , \overline{BWS}_3 in the case of CY7C1321V18 can be altered on different portions of a write cycle, as long as the set-up and hold requirements are achieved.

Write Cycle Descriptions^[3, 9] (CY7C1321V18)

\overline{BWS}_0	\overline{BWS}_1	\overline{BWS}_2	\overline{BWS}_3	K	\overline{K}	Comments
L	L	L	L	L-H	-	During the Data portion of a Write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	L	L	L	-	L-H	During the Data portion of a Write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	H	H	H	L-H	-	During the Data portion of a Write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ will remain unaltered.

Write Cycle Descriptions^[3, 9] (CY7C1321V18) (continued)

L	H	H	H	-	L-H	During the Data portion of a Write sequence, only the lower byte (D _[8:0]) is written into the device. D _[35:9] will remain unaltered.
H	L	H	H	L-H	-	During the Data portion of a Write sequence, only the byte (D _[17:9]) is written into the device. D _[8:0] and D _[35:18] will remain unaltered.
H	L	H	H	-	L-H	During the Data portion of a Write sequence, only the byte (D _[17:9]) is written into the device. D _[8:0] and D _[35:18] will remain unaltered.
H	H	L	H	L-H	-	During the Data portion of a Write sequence, only the byte (D _[26:18]) is written into the device. D _[17:0] and D _[35:27] will remain unaltered.
H	H	L	H	-	L-H	During the Data portion of a Write sequence, only the byte (D _[26:18]) is written into the device. D _[17:0] and D _[35:27] will remain unaltered.
H	H	H	L	L-H		During the Data portion of a Write sequence, only the byte (D _[35:27]) is written into the device. D _[26:0] will remain unaltered.
H	H	H	L	-	L-H	During the Data portion of a Write sequence, only the byte (D _[35:27]) is written into the device. D _[26:0] will remain unaltered.
H	H	H	H	L-H	-	No data is written into the device during this portion of a write operation.
H	H	H	H	-	L-H	No data is written into the device during this portion of a write operation.



PRELIMINARY

**CY7C1317V18
CY7C1319V18
CY7C1321V18**

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature -65°C to +150°C
- Ambient Temperature with Power Applied -55°C to +125°C
- Supply Voltage on V_{DD} Relative to GND -0.5V to +2.9V
- DC Voltage Applied to Outputs in High-Z State^[12] -0.5V to V_{DDQ} + 0.5V
- DC Input Voltage^[12] -0.5V to V_{DDQ} + 0.5V

- Current into Outputs (LOW) 20 mA
- Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)
- Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature ^[10]	V _{DD}	V _{DDQ}
Com'l	0°C to +70°C	1.8 ± 100 mV	1.4V to V _{DD}

Electrical Characteristics Over the Operating Range^[1, 11]

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
V _{DD}	Power Supply Voltage		1.7	1.8	1.9	V
V _{DDQ}	I/O Supply Voltage		1.4	1.5	V _{DD}	V
V _{OH}	Output HIGH Voltage	I _{OH} = -2.0 mA, Nominal Impedance	V _{DDQ} - 0.2	V _{DDQ} - 0.2	V _{DDQ}	V
V _{OL}	Output LOW Voltage	I _{OL} = 2.0 mA, Nominal Impedance	V _{SS}	V _{SS}	0.2	V
V _{IH}	Input HIGH Voltage ^[12]		V _{REF} + 0.1	V _{REF} + 0.1	V _{DDQ} + 0.3	V
V _{IL}	Input LOW Voltage ^[12]		-0.3	V _{REF} - 0.1	V _{REF} - 0.1	V
I _X	Input Load Current	GND ≤ V _I ≤ V _{DDQ}	-5	-5	5	µA
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DDQ} , Output Disabled	-5	-5	5	µA
V _{REF}	Input Reference Voltage ^[13]	Typical Value = 0.75V	0.68	0.75	0.95	V
I _{DD}	V _{DD} Operating Supply x8, x18	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	167 MHz		TBD	mA
			200 MHz		TBD	mA
			250 MHz		TBD	mA
			300 MHz		TBD	mA
I _{DD}	V _{DD} Operating Supply x36	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	167 MHz		TBD	mA
			200 MHz		TBD	mA
			250 MHz		TBD	mA
			300 MHz		TBD	mA
I _{SB1}	Automatic Power-down Current, x8, x18	Max. V _{DD} , both ports Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} f = f _{MAX} = 1/t _{CYC} , Inputs Static	167 MHz		TBD	mA
			200 MHz		TBD	mA
			250 MHz		TBD	mA
			300 MHz		TBD	mA
I _{SB1}	Automatic Power-down Current, x36	Max. V _{DD} , both ports Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} f = f _{MAX} = 1/t _{CYC} , Inputs Static	167 MHz		TBD	mA
			200 MHz		TBD	mA
			250 MHz		TBD	mA
			300 MHz		TBD	mA

Notes:

- 10. Ambient temperature = T_A. This is the case temperature.
- 11. All voltage referenced to ground.
- 12. Overshoot: V_{IH}(AC) ≤ V_{DD} + 0.5V for t ≤ t_{CYC}/2; undershoot V_{IL}(AC) ≤ -0.5V for t ≤ t_{CYC}/2; power-up: V_{IH} < 1.8V and V_{DD} < 1.8V and V_{DDQ} < 1.4V for t < 200 ms.
- 13. V_{REF} Min. = 0.68V or 0.46V_{DDQ}, whichever is larger, V_{REF} Max. = 0.95V or 0.54V_{DDQ}, whichever is smaller.

Switching Characteristics Over the Operating Range^[1, 14]



Parameter	Description	300		250		200		167		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC}	K Clock and C Clock Cycle Time	3.3	4.0	4.0	5.0	5.0	6.0	6.0	7.5	ns
t _{KH}	Input Clock (K/K and C/C) HIGH	1.32	–	1.6	–	2.0	–	2.4	–	ns
t _{KL}	Input Clock (K/K and C/C) LOW	1.32	–	1.6	–	2.0	–	2.4	–	ns
t _{KHKH}	K/K Clock Rise to K/K Clock Rise and C/C to C/C Rise (rising edge to rising edge)	1.49	1.82	1.8	–	2.2	–	2.7	–	ns
t _{KHCH}	K/K Clock Rise to C/C Clock Rise (rising edge to rising edge)	0.0	1.45	0.0	1.8	0.0	2.3	0.0	2.8	ns
Set-up Times										
t _{SA}	Address Set-up to K Clock Rise	0.4	–	0.5	–	0.6	–	0.7	–	ns
t _{SC}	Control Set-up to Clock (K) Rise (R/W, LD, BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.4	–	0.5	–	0.6	–	0.7	–	ns
t _{SD}	D _[17:0] Set-up to Clock (K and K) Rise	0.3	–	0.4	–	0.5	–	0.6	–	ns
Hold Times										
t _{HA}	Address Hold after Clock (K) Rise	0.4	–	0.5	–	0.6	–	0.7	–	ns
t _{HC}	Control Hold after Clock (K) Rise (R/W, LD, BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.4	–	0.5	–	0.6	–	0.7	–	ns
t _{HD}	D _[17:0] Hold after Clock (K and K) Rise	0.3	–	0.4	–	0.5	–	0.6	–	ns
Output Times										
t _{CO}	C/C Clock Rise (or K/K in single clock mode) to Data Valid ^[14]	–	0.29	–	0.35	–	0.38	–	0.40	ns
t _{DOH}	Data Output Hold after Output C/C Clock Rise (Active to Active)	–0.29	–	–0.35	–	–0.38	–	–0.40	–	ns
t _{CCQO}	C/C Clock Rise to Echo Clock Valid	–	0.27	–	0.33	–	0.36	–	0.38	ns
t _{CQOH}	Echo Clock Hold after C/C Clock Rise	–0.27	–	–0.27	–	–0.36	–	–0.38	–	ns
t _{CQD}	Echo Clock High to Data Change	–0.27	0.29	–0.33	0.35	–0.36	0.38	–0.38	0.40	ns
t _{CLZ}	Clock (C and C) Rise to Low-Z ^[15, 16]	–0.29	–	–0.35	–	–0.38	–	–0.4	–	ns
t _{CHZ}	Clock (C and C) Rise to High-Z (Active to High-Z) ^[15, 16]	–	0.29	–	0.35	–	0.38	–	0.4	ns
DLL Timing										
t _{KC}	Clock Phase Jitter	–	0.08	–	0.10	–	0.13	–	0.15	ns
t _{KC lock}	DLL Lock Time (K, C)	1024	–	1024	–	1024	–	1024	–	cycles

Capacitance^[17]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{DD} = 1.8V V _{DDQ} = 1.5V	TBD	pF
C _{CLK}	Clock Input Capacitance		TBD	pF
C _O	Output Capacitance		TBD	pF

Notes:


14. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V_{ref}=0.75V, R_Q=250Ω, V_{DDQ}=1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of AC test loads.
15. t_{CHZ}, t_{CLZ}, are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.
16. At any given voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.

AC Test Loads and Waveforms

Switching Waveforms
Read/Deselect Sequence^[18]

Notes:

- 17. Tested initially and after any design or process change that may affect these parameters.
- 18. Device originally deselected.

Switching Waveforms
Write/Deselect Sequence^[19, 20]

Notes:

19. \bar{C} and \bar{C} reference to Data Outputs and do not affect Write operations.
20. \bar{BWS}_x LOW=Valid, Byte writes allowed, see Byte write table for details.

Switching Waveforms
Read/Write/Deselect Sequence^[21, 22]

Notes:

21. **Read** Port previously deselected.
22. BWS_x assumed active.

IEEE 1149.1 Serial Boundary Scan (JTAG)

The DDR-II incorporates a serial boundary scan test access port (TAP) in the FBGA package. This port operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 1.8V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. T_{DO} should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

Test Access Port –Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Instruction codes). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin

on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture IR state, the two least significant bits are loaded with a binary “01” pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant with the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data, or control signals into the SRAM and cannot preload the Input or Output buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/

PRELOAD; rather it performs a capture of the Input and Output ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in the TAP controller, and therefore this device is not compliant with the 1149.1 standard.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1-compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR

state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that, during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock inputs might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the K, K, C, and C captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.


Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

Bypass


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram^[23]


Note:
23. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

TAP Controller Block Diagram

TAP Electrical Characteristics Over the Operating Range^[11, 12, 24]

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -2.0 mA	V _{DD} - 0.45		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	V _{DD} - 0.2		V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA		0.45	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		0.65V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.35V _{DD}	V
I _X	Input and Output Load Current	GND ≤ V _I ≤ V _{DD}	-5	5	μA

TAP AC Switching Characteristics Over the Operating Range ^[25, 26]


Parameter	Description	Min.	Max.	Unit
t _{TCYC}	TCK Clock Cycle Time	100		ns
t _{TF}	TCK Clock Frequency		10	MHz
t _{TH}	TCK Clock HIGH	40		ns
t _{TL}	TCK Clock LOW	40		ns
Set-up Times				
t _{TMSS}	TMS Set-up to TCK Clock Rise	10		ns
t _{TDIS}	TDI Set-up to TCK Clock Rise	10		ns
t _{CS}	Capture Set-up to TCK Rise	10		ns

Notes:

24. These characteristic pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.
 25. t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.
 26. Test conditions are specified using the load in TAP AC test conditions. t_R/t_F = 1 ns.

TAP AC Switching Characteristics Over the Operating Range (continued)^[25, 26]

Parameter	Description	Min.	Max.	Unit
Hold Times				
t_{TMSH}	TMS Hold after TCK Clock Rise	10		ns
t_{TDIH}	TDI Hold after Clock Rise	10		ns
t_{CH}	Capture Hold after Clock Rise	10		ns
Output Times				
t_{TDOV}	TCK Clock LOW to TDO Valid		20	ns
t_{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

TAP Timing and Test Conditions^[26]


Identification Register Definitions

Instruction Field	Value			Description
	CY7C1317V18	CY7C1319V18	CY7C1321V18	
Revision Number (31:29)	000	000	000	Version number.
Cypress Device ID (28:12)	11010100011000101	11010100011010101	11010100011100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	Indicate the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. This instruction is not 1149.1-compliant. The EXTEST command implemented by these devices will NOT place the output buffers into a high-Z condition. If the output buffers need to be in high-Z condition, this can be accomplished by deselecting the Read port.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. The SAMPLE Z command implemented by these devices will place the output buffers into a high-Z condition.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P

Boundary Scan Order

Bit #	Bump ID
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L



Boundary Scan Order


Bit #	Bump ID
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A

Boundary Scan Order

Bit #	Bump ID
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1J
84	2J
85	3K
86	3J
87	2K
88	1K
89	2L
90	3L
91	1M
92	1L
93	3N
94	3M
95	1N
96	2M
97	3P
98	2N
99	2P
100	1P
101	3R
102	4R
103	4P
104	5P
105	5N
106	5R

Ordering Information^[1]

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
300	CY7C1317V18-300BZC	BB165A	13 x 15 mm FBGA	Commercial
	CY7C1319V18-300BZC			
	CY7C1321V18-300BZC			
250	CY7C1317V18-250BZC	BB165A	13 x 15 mm FBGA	Commercial
	CY7C1319V18-250BZC			
	CY7C1321V18-250BZC			
200	CY7C1317V18-200BZC	BB165A	13 x 15 mm FBGA	Commercial
	CY7C1319V18-200BZC			
	CY7C1321V18-200BZC			
167	CY7C1317V18-167BZC	BB165A	13 x 15 mm FBGA	Commercial
	CY7C1319V18-167BZC			
	CY7C1321V18-167BZC			

Package Diagram


QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, Hitachi, IDT, Micron, NEC and Samsung technology. All product and company names mentioned in this document are the trademarks of their respective holders.



PRELIMINARY

CY7C1317V18
CY7C1319V18
CY7C1321V18

Document Title: CY7C1317V18/CY7C1319V18/CY7C1321V18 18-Mb DDR-II SRAM Four-word Burst Architecture
Document Number: 38-05178

REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
**	110857	11/09/01	SKX	New Data Sheet
*A	115920	08/01/02	RCS	Changed Status to Preliminary. Shaded 300-MHz Bin. Updated JTAG Scan Order.