# M24L816512A

# SRAM

#### Features

- 1T SRAM Memory Cell
- Operating voltage: 2.7V to 3.3V
- Access times: 70 / 85 ns (max.)
- 512Kx16 bit Organization
- Wide operating temperature range :
- Standard grade : -25°C to + 85°C
  - Industrial grade : -40°C to + 85°C

# **Ordering Information**

■ 48-ball 6x8mm Mini-BGA

# 512K x 16 Bit PSEUDO SRAM

- Data mask function by /LB, /HB
- Common I/O using three-state output
- Available in 48-ball 6x8mm Mini-BGA packages
- All inputs and outputs are directly TTL-compatible

Product No.	Operating Voltage	Operating Temperature	Operating Current Icc1 (max.)	Standby Current Isb1 ( max.)	Packing Type
M24L816512A – 70B M24L816512A – 85B	+2.7V ~ +3.3V	-25°C ~ +85°C	25 mA	100 uA	6 x 8 mm Mini-BGA
M24L816512A – 70BI M24L816512A – 85BI		-40°C ~ +85°C			

#### **General Description**

The M24L816512A is a low operating current 8,388,608 bit static random access memory organized as 524,288 words by 16 bits and operates on low power voltage from 2.7V to 3.3V. It is built using high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The chip enable input is provided for POWER-DOWN, device enable. Two byte enable inputs and an output enable input are included for easy interfacing.

# **Pin Configurations**

#### Mini-BGA 48-ball Top View

	1	2	3	4	5	6
A	LB	OE	A0	A1	A2	CE2
в	I/O₅	HB	A3	A4	CE1	I/O1
С	I/O10	I/O11	A5	A6	I/O₂	I/O₃
D	GND	I/O <sub>12</sub>	A17	A7	I/O₄	VCC
Е	VCC	I/O13	DNU	A16	I/O₅	GND
F	I/O <sub>15</sub>	I/O <sub>14</sub>	A14	A15	I/O <sub>6</sub>	I/O7
G	I/O16	DNU	A12	A13	WE	I/O₅
н	A18	A8	A9	A10	A11	DNU

Note : DNU pins are to be connected to Vss or left open.



# **Block Diagram**



### **Pin Description**

Symbol	Description	Symbol	Description	
A0 - A18	Address Inputs	HB	Higher Byte Enable Input (I/O9 - I/O16)	
CE1	Chip Enable	ŌĒ	Output Enable	
CE2	Deep Power Down	V <sub>CC</sub>	Power Supply	
I/O1 - I/O16	Data Input / Output	GND	Ground	
WE	Write Enable Input	DNU	Do Not Use	
LB	Low Byte Enable Input (I/O1 – I/O8)	-	-	



# **Truth Table**

CE1	CE2	ŌE	WE	LB	HB	I/O1 to I/O8	I/O9 to I/O16	Mode	Power
н	н	х	х	х	х	High – Z	High – Z	Deselect	Standby
х	L	х	х	х	х	High – Z	High – Z	Deselect	Deep Power Down
L	н	х	х	Н	Н	High – Z	High – Z	Deselect	Standby
L	н	Н	Н	L	х	High – Z	High – Z	Output Disable	Active
L	н	Н	Н	х	L	High – Z	High – Z	Output Disable	Active
L	н	L	Н	L	Н	D-out	High – Z	Lower byte Read	Active
L	н	L	н	Н	L	High – Z	D-out	Upper Byte Read	Active
L	н	L	Н	L	L	D-out	D-out	Word Read	Active
L	н	х	L	L	н	D-in	High – Z	Lower Byte Write	Active
L	н	х	L	Н	L	High – Z	D-in	Upper Byte Write	Active
L	Н	х	L	L	L	D-in	D-in	Word Write	Active

Note: X = H or L

# Recommended DC Operating Conditions (T<sub>A</sub> = -25°C to + 85°C (Standard), T<sub>A</sub> = -40°C to + 85°C (Industrial))

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	2.7	3	3.3	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	-	V <sub>CC</sub> + 0.2	V
V <sub>IL</sub>	Input Low Voltage	-0.2	-	+0.6	V

# Capacitance ( $T_A = 25^{\circ}C$ , f = 1.0MHz)

Symbol	Parameter	Conditions	Min.	Max.	Unit
C <sub>IN</sub> *	Input Capacitance	V <sub>IN</sub> = 0V	-	8	pF
C <sub>I/O</sub> *	Input / Output Capacitance	V <sub>I/0</sub> = 0V	-	10	pF

\* These parameters are sampled and not 100% tested.



# **Absolute Maximum Ratings\***

V <sub>cc</sub> to GND	0.2V to +3.3V
IN, IN/OUT Volt to GND	0.2V to V <sub>CC</sub> + 0.3V
Operating Temperature, Topr	25°C to +85°C (Standard)
Operating Temperature, Topr	40°C to +85°C (Industrial)
Storage Temperature, Tstg	65°C to +125°C
Power Dissipation, PT	

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Deremeter	Conditions	M24I	Unit		
Symbol	Faranieter	Conditions	Min.	Тур.	Max.	Unit
ILI	Input Leakage Current	$V_{IN}$ = GND to $V_{CC}$	-1	-	1	μA
ILO	Output Leakage Current	$\overline{CE1} = V_{IH}$ $\overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IH}$ $V_{I/O} = \text{GND to } V_{CC}$	-1	-	1	μΑ
I <sub>CC1</sub>		Min. Cycle, Duty = 100%, $V_{IN} = V_{IL} \text{ or } V_{IH}, \overline{CE1} = V_{IL},$ $CE2 = V_{IH}, I_{I/O} = 0 \text{mA}, V_{DD} = 3.3 \text{V}$	-	-	25	mA
<sub>CC2</sub>	Operating Current	$\label{eq:states} \begin{array}{l} f=1MHz, \ Duty=100\%,\\ V_{IN}\geq V_{CC}\text{-}0.2 \ or \ V_{IN}\leq 0.2V,\\ \hline CE1=V_{IL}, \ CE2=V_{IH},\\ I_{I/O}=0 \ mA \end{array}$	-	-	5	mA
I <sub>SB1</sub>	CMOS Standby Current	$\overline{CE1} \geq V_{CC} \text{ - } 0.2V, \ V_{\text{IN}} \geq 0V$	-	-	100	μA
I <sub>SBD</sub>	Deep Power Down	CE2 $\leq$ 0.2V, Other inputs = V <sub>SS</sub> ~V <sub>CC</sub>	-	-	10	μ
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>он</sub>	Output High Voltage	I <sub>он</sub> = -1.0 mA	2.4	-	-	V

DC Electrical Characteristics : (T<sub>A</sub> = -25°C to + 85°C (Standard), T<sub>A</sub> = -40°C to + 85°C (Industrial), V<sub>CC</sub> = 2.7V to 3.3V)



	Demonstern	M24L816	6512A -70	M24L816		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYC	LE					•
Trc	Read Cycle Time	70	-	85	-	ns
Τάα	Address Access Time	-	70	-	85	ns
Tace1	Chip Enable (CE1)Access Time	-	70	-	85	ns
TACE2	Chip Enable (CE2)Access Time	-	70	-	85	ns
Тое	Output Enable to Output Valid	-	35	-	40	ns
Тве	Byte Enable Access Time	-	70		85	ns
Tclz	Chip Enable to Output in Low Z	10	-	10	-	ns
Tolz	Output Enable to Output in Low Z	5	-	5	-	ns
Tblz	Byte Enable to Output in Low Z	10	-	10		ns
Тнz	Chip Disable to Output in High Z	-	25	-	35	ns
Тонz	Output Disable to Output in High Z	-	25	-	35	ns
Твнz	Byte Disable to Output in High Z	-	25	-	35	ns
Тон	Output Hold from Address Change		-	10	-	ns
WRITE CY	CLE					
Twc	Write Cycle Time	70	-	85	-	ns
Тwp	Write Pulse Width	50	-	60	-	ns
Taw	Address Valid to End of Write	60	-	70	-	ns
Tcw	Chip Enable to End of Write	60	-	70	-	ns
Твw	Byte Enable to End of Write	60	-	70	-	ns
Tas	Address Setup Time	0	-	0	-	ns
Twr	Write Recovery Time	0	-	0	-	ns
Тwнz	Write to Output in High Z	-	20	-	30	ns
Tow	Output Active to End of Write	5	-	5	-	ns
Tow	Data to Write Time Overlap	30	-	30	-	ns
Тон	Data Hold from Write Time	0	-	0	-	ns

#### **AC Characteristics** ( $T_A = -25^{\circ}C$ to $+ 85^{\circ}C$ (Standard), $T_A = -40^{\circ}C$ to $+ 85^{\circ}C$ (Industrial), $V_{CC} = 2.7V$ to 3.3V)

Note: Тнz, Тонz and Твнz and Тwнz are defined as the time at which the outputs achieve the open circuit Condition and are not referred to output voltage levels.



# Timing Waveforms

# **Read Cycle - Addressed Controlled**



# Read Cycle - CE1 Controlled



Notes: 1.  $\overline{\text{WE}}$  is high for Read Cycle.

- 2. Device is continuously enabled  $\overline{CE1}$  = VIL,  $\overline{HB}$  = VIL and, or  $\overline{LB}$  = VIL.
- 3. Address valid prior to or coincident with  $\overline{CE1}$  and  $(\overline{HB}$  and, or  $\overline{LB}$ ) transition low.
- 4.  $\overline{OE} = VIL.$
- 5. Transition is measured  $\pm$ 500mV from steady state. This parameter is sampled and not 100% tested.



# Timing Waveforms (continued)

# Write Cycle 1 ( $\overline{WE}$ Controlled)





# Timing Waveforms (continued)

# Write Cycle 2 (CE1 Controlled)





# Timing Waveforms (continued)

# Write Cycle 3 (Byte Enable Controlled)



- Notes: 1. tas is measured from the address valid to the beginning of Write.
  - 2. A Write occurs during the overlap (twp, tbw) of a low  $\overline{CE1}$ ,  $\overline{WE}$  and ( $\overline{HB}$  and , or  $\overline{LB}$ ).
  - 3. two is measured from the earliest of  $\overline{CE1}$  or  $\overline{WE}$  or ( $\overline{HB}$  and , or  $\overline{LB}$ ) going high to the end of the Write cycle.
  - 4.  $\overline{OE}$  level is high or low.
  - 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

### AC Test Conditions (T<sub>A</sub> = -25°C to + 85°C (Standard), T<sub>A</sub> = -40°C to + 85°C (Industrial))

Input Pulse Levels	0.4V to 2.4V		
Input Rise And Fall Time	5 ns		
Input and Output Timing Reference Levels	1.5V		
Output Load	See Figures 1 and 2		

# AC Test Loads



Note :

1. Including scope and jig capacitance.

### Power-Up Sequence

- 1. Supply power.
- 2. Maintain stable power for longer than 200  $\mu\,{\rm s}.$

#### Deep Power Entry Sequence

1. Keep CE2 low state. Deep power down mode is maintained while CE2 is low state.

### Deep Power Exit Sequence

- 1. Keep CE2 high state.
- 2. Maintained stable power for longer than 200  $\mu\,{\rm s}.$



# State Diagram





### **Deep Power Down Mode**



# Power Up1



# Power Up2 (No Dummy Cycle)





# **Avoid Timing**

ESMT Pseudo SRAM has a timing which is not supported at read operation, If your system has multiple invalid address signal shorter than t<sub>RC</sub> during over 15  $\mu$  s at read operation shown as in Abnormal Timing, it requires a normal read timing at leat during 15  $\mu$  s shown as in Avoidable timing 1 or toggle  $\overline{CE1}$  to high ( $\geq$ t<sub>RC</sub>) one time at least shown as in Avoidable Timing 2.

# **Abnormal Timing**



### **Avoidable Timing 1**



# **Avoidable Timing 2**



# PACKING DIMENSIONS

# 48/48-BALL Mini-BGA ( 6x8mm ) Outline Dimensions



NOTE :

- 1. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 2. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 3. THERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE
- BODY EDGE
- 4. REFERENCE DOCUMENT : JEDEC MO-207.



# **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.