

**IN74ACT244**

**Octal 3-State Noninverting  
Buffer/Line Driver/Line Receiver  
High-Speed Silicon-Gate CMOS**


The IN74ACT244 is identical in pinout to the LS/ALS244, HC/HCT244. The IN74ACT244 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This octal noninverting buffer/line driver/line receiver is designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has noninverting outputs and two active-low output enables.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A; 0.1  $\mu$ A @ 25°C
- Outputs Source/Sink 24 mA

**ORDERING INFORMATION**  
 IN74ACT244N Plastic  
 IN74ACT244DW SOIC  
 $T_A = -40^\circ$  to  $85^\circ$  C for all packages

**LOGIC DIAGRAM**



**PIN ASSIGNMENT**

|          |     |    |          |
|----------|-----|----|----------|
| ENABLE A | 1 ● | 20 | $V_{CC}$ |
| A1       | 2   | 19 | ENABLE B |
| YB4      | 3   | 18 | YA1      |
| A2       | 4   | 17 | B4       |
| YB3      | 5   | 16 | YA2      |
| A3       | 6   | 15 | B3       |
| YB2      | 7   | 14 | YA3      |
| A4       | 8   | 13 | B2       |
| YB1      | 9   | 12 | YA4      |
| GND      | 10  | 11 | B1       |

**FUNCTION TABLE**

| Inputs             |     | Outputs |
|--------------------|-----|---------|
| Enable A, Enable B | A,B | YA,YB   |
| L                  | L   | L       |
| L                  | H   | H       |
| H                  | X   | Z       |

X=don't care  
 Z = high impedance

**MAXIMUM RATINGS\***

| Symbol           | Parameter  | Value                        | Unit |
|------------------|--|------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)  | -0.5 to +7.0                 | V    |
| V <sub>IN</sub>  | DC Input Voltage (Referenced to GND)   | -0.5 to V <sub>CC</sub> +0.5 | V    |
| V <sub>OUT</sub> | DC Output Voltage (Referenced to GND)  | -0.5 to V <sub>CC</sub> +0.5 | V    |
| I <sub>IN</sub>  | DC Input Current, per Pin  | ±20                          | mA   |
| I <sub>OUT</sub> | DC Output Sink/Source Current, per Pin   | ±50                          | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins                                  | ±50                          | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air, Plastic DIP+<br>SOIC Package+                    | 750<br>500                   | mW   |
| T <sub>stg</sub> | Storage Temperature  | -65 to +150                  | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP or SOIC Package) | 260                          | °C   |

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C  
SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

| Symbol                             | Parameter   | Min  | Max             | Unit |
|------------------------------------|---|--|-----------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                 | 4.5  | 5.5             | V    |
| V <sub>IN</sub> , V <sub>OUT</sub> | DC Input Voltage, Output Voltage (Referenced to GND)  | 0  | V <sub>CC</sub> | V    |
| T <sub>J</sub>                     | Junction Temperature (PDIP)                           |  | 140             | °C   |
| T <sub>A</sub>                     | Operating Temperature, All Package Types              | -40  | +85             | °C   |
| I <sub>OH</sub>                    | Output Current - High                                 |  | -24             | mA   |
| I <sub>OL</sub>                    | Output Current - Low                                  |  | 24              | mA   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time *<br>(except Schmitt Inputs) | V <sub>CC</sub> =4.5 V<br>V <sub>CC</sub> =5.5 V | 0<br>10<br>8.0  | ns/V |

\* V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND ≤ (V<sub>IN</sub> or V<sub>OUT</sub>) ≤ V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

| Symbol            | Parameter                                      | Test Conditions  | V <sub>CC</sub><br>V | Guaranteed Limits |                  | Unit |
|-------------------|--|--|----------------------|-------------------|------------------|------|
|                   |  |  |                      | 25 °C             | -40°C to<br>85°C |      |
| V <sub>IH</sub>   | Minimum High-Level Input Voltage               | V <sub>OUT</sub> = V <sub>CC</sub> -0.1 V  | 4.5<br>5.5           | 2.0<br>2.0        | 2.0<br>2.0       | V    |
| V <sub>IL</sub>   | Maximum Low - Level Input Voltage              | V <sub>OUT</sub> =0.1 V  | 4.5<br>5.5           | 0.8<br>0.8        | 0.8<br>0.8       | V    |
| V <sub>OH</sub>   | Minimum High-Level Output Voltage              | I <sub>OUT</sub> ≤ -50 μA  | 4.5<br>5.5           | 4.4<br>5.4        | 4.4<br>5.4       | V    |
|                   |  | *V <sub>IN</sub> =V <sub>IH</sub><br>I <sub>OH</sub> =-24 mA   | 4.5                  | 3.86              | 3.76             |      |
|                   |  | I <sub>OH</sub> =-24 mA  | 5.5                  | 4.86              | 4.76             |      |
| V <sub>OL</sub>   | Maximum Low-Level Output Voltage               | I <sub>OUT</sub> ≤ 50 μA   | 4.5<br>5.5           | 0.1<br>0.1        | 0.1<br>0.1       | V    |
|                   |  | *V <sub>IN</sub> =V <sub>IL</sub><br>I <sub>OL</sub> =24 mA  | 4.5                  | 0.36              | 0.44             |      |
|                   |  | I <sub>OL</sub> =24 mA   | 5.5                  | 0.36              | 0.44             |      |
| I <sub>IN</sub>   | Maximum Input Leakage Current                  | V <sub>IN</sub> =V <sub>CC</sub> or GND  | 5.5                  | ±0.1              | ±1.0             | μA   |
| I <sub>OZ</sub>   | Maximum Three-State Leakage Current            | V <sub>IN</sub> (OE)=V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>IN</sub> =V <sub>CC</sub> or GND<br>V <sub>OUT</sub> =V <sub>CC</sub> or GND | 5.5                  | ±0.5              | ±5.0             | μA   |
| ΔI <sub>CCT</sub> | Additional Max I <sub>CC</sub> /Input          | V <sub>IN</sub> =V <sub>CC</sub> - 2.1 V   | 5.5                  |                   | 1.5              | mA   |
| I <sub>OLD</sub>  | +Minimum Dynamic Output Current                | V <sub>OLD</sub> =1.65 V Max   | 5.5                  |                   | 75               | mA   |
| I <sub>OHD</sub>  | +Minimum Dynamic Output Current                | V <sub>OHD</sub> =3.85 V Min   | 5.5                  |                   | -75              | mA   |
| I <sub>CC</sub>   | Maximum Quiescent Supply Current (per Package) | V <sub>IN</sub> =V <sub>CC</sub> or GND  | 5.5                  | 8.0               | 80               | μA   |

\* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

**AC ELECTRICAL CHARACTERISTICS**( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ )

| Symbol    | Parameter   | Guaranteed Limits                    |      |               |      | Unit |
|-----------|---|--------------------------------------|------|---------------|------|------|
|           |   | 25 °C                                |      | -40°C to 85°C |      |      |
|           |   | Min                                  | Max  | Min           | Max  |      |
| $t_{PLH}$ | Propagation Delay, A to YA or B to YB (Figure 1)        | 2.0                                  | 9.0  | 1.5           | 10.0 | ns   |
| $t_{PHL}$ | Propagation Delay, A to YA or B to YB (Figure 1)        | 2.0                                  | 9.0  | 1.5           | 10.0 | ns   |
| $t_{PZH}$ | Propagation Delay, Output Enable to YA or YB (Figure 2) | 1.5                                  | 8.5  | 1.0           | 9.5  | ns   |
| $t_{PZL}$ | Propagation Delay, Output Enable to YA or YB (Figure 2) | 2.0                                  | 9.5  | 1.5           | 10.5 | ns   |
| $t_{PHZ}$ | Propagation Delay, Output Enable to YA or YB (Figure 2) | 2.0                                  | 9.5  | 1.5           | 10.5 | ns   |
| $t_{PLZ}$ | Propagation Delay, Output Enable to YA or YB (Figure 2) | 2.5                                  | 10.0 | 2.0           | 10.5 | ns   |
| $C_{IN}$  | Maximum Input Capacitance                               | 4.5                                  |      | 4.5           |      | pF   |
| $C_{PD}$  | Power Dissipation Capacitance                           | Typical @25°C, $V_{CC}=5.0\text{ V}$ |      |               |      | pF   |
|           |   | 45                                   |      |               |      |      |




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms