

Flexible Single Ended Current Mode PWM Controller

The ISL6721 is a low power, single-ended pulse width modulating (PWM) current mode controller designed for a wide range of DC-DC conversion applications including boost, flyback, and isolated output configurations. Peak current mode control effectively handles power transients and provides inherent over-current protection. Other features include a low power mode where the supply current drops to less than 200 μ A during over voltage and over current shutdown faults.

This advanced BiCMOS design features low operating current, adjustable operating frequency up to 1MHz, adjustable soft-start, and a bi-directional SYNC signal that allows the oscillator to be locked to an external clock for noise sensitive applications.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL6721AB	-40 to 105	16 Ld SOIC	M16.15
ISL6721ABZ (See Note)	-40 to 105	16 Ld SOIC (Pb-free)	M16.15
ISL6721AV	-40 to 105	16 Ld TSSOP	M16.173
ISL6721AVZ (See Note)	-40 to 105	16 Ld TSSOP (Pb-free)	M16.173

Add "-T" suffix to part number for tape and reel packaging.

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

Features


- 1A MOSFET Gate Driver
- 100 μ A Startup Current
- Fast Transient Response with Peak Current Mode Control
- Adjustable Switching Frequency up to 1MHz
- Bi-Directional Synchronization
- Low Power Disable Mode
- Delayed Restart from OV and OC Shutdown Faults
- Adjustable Slope Compensation
- Adjustable Soft Start
- Adjustable Over Current Shutdown Delay
- Adjustable UV and OV Monitors
- Leading Edge Blanking
- Integrated Thermal Shutdown
- 1% Tolerance voltage Reference
- Pb-free available

Applications


- Telecom and Datacom Power
- Wireless Base Station Power
- File Server Power
- Industrial Power Systems
- Isolated Buck and Flyback Regulators
- Boost Regulators

Pinout


ISL6721 (SOIC, TSSOP)
TOP VIEW



Functional Block Diagram



Typical Application - 48V Input Dual Output Flyback, 3.3V @ 2.5A, 1.8V @ 1.0A



Absolute Maximum Ratings

Supply Voltage, V_{CC} , V_C GND - 0.3V to +20.0V
 GATE GND - 0.3V to Gate Output Limit Voltage
 PGND to LGND $\pm 0.3V$
 VREF GND - 0.3V to 5.3V
 Signal Pins GND - 0.3V to VREF
 Peak GATE Current 1A
 ESD Classification
 Human Body Model (Per MIL-STD-883 Method 3015.7) . . . 1250V

Thermal Information

Thermal Resistance Junction to Ambient (Typical) θ_{JA} (°C/W)
 16 Lead SOIC (Note 1) 80
 16 Lead TSSOP (Note 1) 105
 Maximum Junction Temperature -55°C to 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C
 (SOIC, TSSOP - Lead Tips Only)

Operating Conditions

Temperature Range
 ISL6721Ax -40°C to 105°C
 Supply Voltage Range (Typical) 9-18 VDC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- All voltages are with respect to GND.

Electrical Specifications

Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic. $9V < V_{CC} = V_C < 20V \pm 10\%$, $R_t = 11k\Omega$, $C_t = 330 pF$, $T_A = -40$ to $105^\circ C$ (Note 3), Typical values are at $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
UNDER VOLTAGE LOCKOUT					
START Threshold		7.95	8.25	8.55	V
STOP Threshold		7.40	7.70	8.20	V
Hysteresis		0.50	0.55	1.00	V
Start-Up Current, I_{CC}	$V_{CC} < \text{START Threshold}$	-	100	175	μA
OC/OV Fault Operating Current, I_{CC}		-	200	300	μA
Operating Current, I_{CC}		-	4.5	10.0	mA
Operating Supply Current, I_C	Includes 1nF GATE loading	-	8.0	12.0	mA
REFERENCE VOLTAGE					
Overall Accuracy	Line, load, 0 - 105°C Line, load, -40 - 105°C	4.95 4.90	5.00 5.00	5.05 5.05	V
Long Term Stability	$T_A = 125^\circ C$, 1000 hours (Note 5)	-	5	-	mV
Fault Voltage		4.50	4.65	4.75	V
VREF Good Voltage		4.65	4.80	4.95	V
Hysteresis		75	165	250	mV
Operational Current		-10	-	-	mA
Current Limit		-20	-	-	mA
CURRENT SENSE					
Input Impedance		-	5	-	k Ω
Offset Voltage		0.08	0.10	0.11	V
Input Voltage Range		0	-	1.5	V
Blanking Time	(Note 5)	30	60	100	ns
Gain, A_{CS}		0.77	0.79	0.81	V/V

ISL6721

Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic. $9V < V_{CC} = V_C < 20V \pm 10\%$, $R_t = 11k\Omega$, $C_t = 330 pF$, $T_A = -40$ to $105^\circ C$ (Note 3), Typical values are at $T_A = 25^\circ C$ **(Continued)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
ERROR AMPLIFIER					
Open Loop Voltage Gain	(Note 5)	60	90	-	dB
Gain-Bandwidth Product	(Note 5)	-	15	-	MHz
Reference Voltage Initial Accuracy	$V_{FB} = COMP$, $T_A = 25^\circ C$ (Note 5)	2.465	2.515	2.565	V
Reference Voltage	$V_{FB} = COMP$	2.44	2.515	2.590	V
COMP to PWM Gain, A_{COMP}	COMP = 4V, $T_A = 25^\circ C$	0.31	0.33	0.35	V/V
COMP to PWM Offset	COMP = 4V (Note 5)	0.51	0.75	0.88	V
FB Input Bias Current	$V_{FB} = 0V$	-2	0.1	2	μA
COMP Sink Current	COMP = 1.5V, $V_{FB} = 2.7V$	2	6	-	mA
COMP Source Current	COMP = 1.5V, $V_{FB} = 2.3V$	-0.2	-0.5	-	mA
COMP VOH	$V_{FB} = 2.3V$	4.25	4.4	5.0	V
COMP VOL	$V_{FB} = 2.7V$	0.4	0.8	1.2	V
PSRR	Frequency = 120Hz (Note 5)	60	80	-	dB
SS Clamp, V_{COMP}	SS = 2.5V, $V_{FB} = 0V$, ISET = 2V	2.4	2.5	2.6	V
OSCILLATOR					
Frequency Accuracy		289	318	347	kHz
Frequency Variation with VCC	$T = 105^\circ C (F_{20V} - F_{9V})/F_{9V}$ $T = -40^\circ C (F_{20V} - F_{9V})/F_{9V}$	-	2 2	3 3	%
Temperature Stability	(Note 5)	-	8	-	%
Minimum Charge and Discharge Time	(Note 5)	-	TBD	-	nS
Maximum Duty Cycle	(Note 6)	68	75	81	%
Comparator High Threshold - Free Running	(Note 5)	-	3	-	V
Comparator High Threshold - with External SYNCH	(Note 5)	-	4	-	V
Comparator Low Threshold	(Note 5)	-	1.5	-	V
Discharge Current	0 - $105^\circ C$ -40 - $105^\circ C$	0.75 0.70	1.0 1.0	1.2 1.2	mA
SYNCHRONIZATION					
Input High Threshold		-	-	2.5	V
Input Pulse Width		25	-	-	nS
Input Frequency Range	(Note 5)	0.65x Free Running	-	1.0	MHz
Input Impedance		-	4.5	-	k Ω
VOH	$R_{LOAD} = 4.5k\Omega$	2.5	-	-	V
VOL	$R_{LOAD} = open$	-	-	0.1	V
SYNCH Advance	SYNCH rising edge to GATE falling edge, $C_{GATE} = C_{SYNCH} = 100pF$	-	25	55	nS
Output Pulse Width	$C_{SYNCH} = 100pF$	50	-	-	nS

ISL6721

Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic. $9V < V_{CC} = V_C < 20V \pm 10\%$, $R_t = 11k\Omega$, $C_t = 330\text{ pF}$, $T_A = -40\text{ to }105^\circ\text{C}$ (Note 3), Typical values are at $T_A = 25^\circ\text{C}$ **(Continued)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
SOFT-START					
Charging Current	SS = 2V	-40	-55	-70	μA
Charged Threshold Voltage		4.26	4.50	4.74	V
Initial Over Current Discharge Current	Sustained OC Threshold < SS < Charged Threshold	30	40	55	μA
Sustained Over Current Threshold Voltage	Charged Threshold minus	0.095	0.125	0.155	V
Fault Discharge Current	SS = 2V	0.25	1.0	-	mA
Reset Threshold Voltage		0.22	0.27	0.31	V
SLOPE COMPENSATION					
Charge Current	SLOPE = 2V, 0 - 105°C -40 - 105°C	-45 -41	-53 -53	-65 -65	μA
Slope Compensation Gain	Fraction of slope voltage added to I _{SENSE} (Note 5)	0.095	0.100	0.105	V/V
Discharge Voltage	V _{RTCT} = 4.5V	-	0.1	0.2	V
GATE OUTPUT					
Gate Output Limit Voltage	V _C = 20V, C _{GATE} = 1nF, I _{OUT} = 0mA	11.0	13.5	16.0	V
Gate VOH	V _C - GATE, V _C = 10V, I _{OUT} = 150mA	-	1.5	2.2	V
Gate VOL	GATE - PGND, I _{OUT} = 150mA I _{OUT} = 10mA	-	1.2 0.6	1.5 0.8	V
Peak Output Current	V _C = 20V, C _{GATE} = 1nF (Note 5)	-	1.0	-	A
Output "Faulted" Leakage	V _C = 20V, UV = 0V, GATE = 0V GATE = 2V	- 1.2	-1 2.6	-50 -	μA mA
Rise Time	V _C = 20V, C _{GATE} = 1nF 1V < GATE < 9V	-	60	100	nS
Fall Time	V _C = 20V, C _{GATE} = 1nF 1V < GATE < 9V	-	15	40	nS
Minimum ON time	ISET = 0.5V; V _{FB} = 0V; V _C = 11V I _{SENSE} to GATE w/10:1 Divider RTCT = 4.75V through 1k Ω (Note 5)	-	-	110	nS
OVER CURRENT PROTECTION					
Minimum ISET Voltage		-	-	0.35	V
Maximum ISET Voltage		1.2	-	-	V
Restart Delay	(Note 5)	150	295	445	mS
OV & UV VOLTAGE MONITOR					
Over Voltage Threshold		2.4	2.5	2.6	V
Under Voltage Fault Threshold		1.38	1.45	1.52	V
Under Voltage Clear Threshold		1.41	1.53	1.62	V
Under Voltage Hysteresis Voltage		20	50	100	mV

Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application schematic. $9V < V_{CC} = V_C < 20V \pm 10\%$, $R_t = 11k\Omega$, $C_t = 330\text{ pF}$, $T_A = -40\text{ to }105^\circ\text{C}$ (Note 3), Typical values are at $T_A = 25^\circ\text{C}$ (Continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
THERMAL PROTECTION					
Thermal Shutdown	(Note 5)	120	130	140	$^\circ\text{C}$
Thermal Shutdown Clear	(Note 5)	105	120	135	$^\circ\text{C}$
Hysteresis	(Note 5)	-	10	-	$^\circ\text{C}$

NOTE:

- Specifications at -40°C and 105°C are guaranteed by design, not production tested.
- This is the V_{CC} current consumed when the device is active but not switching. Does not include gate drive current.
- Guaranteed by design, not 100% tested in production.
- This is the maximum duty cycle achievable using the specified values of R_T and C_T . Larger or smaller maximum duty cycles may be obtained using other values for R_T and C_T . See Equations 1 - 4.

Typical Performance Curves




FIGURE 1. EA REFERENCE VOLTAGE vs TEMPERATURE




FIGURE 2. VREF REFERENCE VOLTAGE vs TEMPERATURE




FIGURE 3. OSCILLATOR FREQUENCY vs TEMPERATURE




FIGURE 4. CAPACITANCE vs FREQUENCY

Pin Descriptions

SLOPE - Means by which the ISENSE ramp slope may be increased for improved noise immunity or improved control loop stability for duty cycles greater than 50%. An internal current source charges an external capacitor to GND during each switching cycle. The resulting ramp is scaled and added to the ISENSE signal.

SYNC - A bi-directional synchronization signal used to coordinate the switching frequency of multiple units. Synchronization may be achieved by connecting the SYNC signal of each unit together or by using an external master clock signal. The oscillator timing capacitor, C_T , is still required, even if an external clock is used. The first unit to assert this signal assumes control.

RTCT - This is the oscillator timing control pin. The operational frequency and maximum duty cycle are set by connecting a resistor, R_T , between V_{REF} and this pin and a timing capacitor, C_T , from this pin to LGND. The oscillator produces a sawtooth waveform with a programmable frequency range of 100kHz to 1.0MHz. The charge time, T_C , the discharge time, T_D , the switching frequency, F_{sw} , and the maximum duty cycle, D_{max} , can be calculated from the following equations:

$$T_C \approx 0.655 \cdot R_T \cdot C_T \quad \text{S} \quad (\text{EQ. 1})$$

$$T_D \approx -R_T \cdot C_T \cdot \text{LN} \left(\frac{0.001 \cdot R_T - 3.6}{0.001 \cdot R_T - 1.9} \right) \quad \text{S} \quad (\text{EQ. 2})$$

$$F_{sw} = \frac{1}{T_D + T_C} \quad \text{Hz} \quad (\text{EQ. 3})$$

$$D_{max} = T_C \cdot F_{sw} \quad (\text{EQ. 4})$$

Figure 4 may be used as a guideline in selecting the capacitor and resistor values required for a given frequency.

COMP - COMP is the output of the error amplifier and the input of the PWM comparator. The control loop frequency compensation network is connected between the COMP and FB pins.

The ISL6721 features a built-in full cycle soft start. Soft start is implemented as a clamp on the maximum COMP voltage.

FB - Feedback voltage input connected to the inverting input of the error amplifier. The non-inverting input of the error amplifier is internally tied to a reference voltage. Current sense leading edge blanking is disabled when the FB input is less than 2.0V.

OV - Over voltage monitor input pin. This signal is compared to an internal 2.5V reference to detect an over voltage condition.

UV - Under voltage monitor input pin. This signal is compared to an internal 1.45V reference to detect an under voltage condition.

ISENSE - This is the input to the current sense comparators. The IC has two current sensing comparators, a PWM comparator for peak current mode control, and an over current protection comparator. The over current comparator threshold is adjustable through the ISET pin.

Exceeding the over-current threshold will start a delayed shutdown sequence. Once an over current condition is detected, the soft start charge current source is disabled and a discharge current source is enabled. The soft start capacitor begins discharging, and if it discharges to less than 4.375V (Sustained Over Current Threshold), a shutdown condition occurs and the GATE output is forced low. At this point a reduced discharge current takes over until the soft start voltage reaches 0.27V (Reset Threshold). The GATE output remains low until the reset threshold is attained. At this point a soft start cycle begins.

If the over current condition ceases, and then an additional 50 μ S period elapses before the shutdown threshold is reached, no shutdown occurs and the soft start voltage is allowed to recharge.

LGND - LGND is a small signal reference ground for all analog functions on this device.

PGND - This pin provides a dedicated ground for the output gate driver. The LGND and PGND pins should be connected externally using a short printed circuit board trace close to the IC. This is imperative to prevent large, high frequency switching currents flowing through the ground metallization inside the IC. (Decouple V_C to PGND with a low ESR 0.1 μ F or larger capacitor.)

GATE - This is the device output. It is a high current power driver capable of driving the gate of a power MOSFET with peak currents of 1.0A. This GATE output is actively held low when V_{CC} is below the UVLO threshold.

The output high voltage is clamped to \sim 13.5V. Voltages exceeding this clamp value should not be applied to the GATE pin. The output stage provides very low impedance to overshoot and undershoot.

V_C - This pin is for separate collector supply to the output gate drive. Separate V_C and PGnd helps decouple the IC's analog circuitry from the high power gate drive noise. (Decouple V_C to PGND with a low ESR 0.1 μ F or larger capacitor.)

V_{CC} - V_{CC} is the power connection for the device. Although quiescent current, I_{CC} , is low, it is dependent on the frequency of operation. To optimize noise immunity, bypass

V_{CC} to LGND with a ceramic capacitor as close to the V_{CC} and LGND pins as possible.

The total supply current (I_C plus I_{CC}) will be higher, depending on the load applied to GATE. Total current is the sum of the quiescent current and the average gate current. Knowing the operating frequency, F_{sw} , and the MOSFET gate charge, Q_g , the average GATE output current can be calculated from:

$$I_{gate} = Q_g \cdot F_{sw} \quad A \quad (EQ. 5)$$

VREF - The 5.00V reference voltage output. Bypass to LGND with a 0.01 μ F or larger capacitor to filter this output as needed. Using capacitance less than this value may result in unstable operation.

SS - Connect the soft start capacitor between this pin and LGND to control the duration of soft start. The value of the capacitor determines both the rate of increase of the duty cycle during start up, and also controls the over current shutdown delay.

ISET - A DC voltage between 0.35 and 1.2V applied to this input sets the pulse-by-pulse over current threshold. When over current inception occurs, the SS capacitor begins to discharge and starts the over current delayed shutdown cycle.

Functional Description

Features

The ISL6721 current mode PWMs make an ideal choice for low-cost flyback and forward topology applications requiring enhanced control and supervisory capability. With adjustable over and under voltage thresholds, over current threshold, and hic-cup delay, a highly flexible design with minimal external components is possible. Other features include peak current mode control, adjustable soft-start, slope compensation, adjustable oscillator frequency, and a bi-directional synchronization clock input.

Oscillator

The ISL6721 have a sawtooth oscillator with a programmable frequency range to 1MHz, which can be programmed with a resistor and capacitor on the RTCT pin. (Please refer to Fig. 4 for the resistance and capacitance required for a given frequency.)

Implementing Synchronization

The oscillator can be synchronized to an external clock applied at the SYNC pin or by connecting the SYNC pins of multiple ICs together. If an external master clock signal is used, it must be at least 65% of the free running frequency of the oscillator for proper synchronization. The external master clock signal should have a pulse width greater than 20ns. If no master clock is used, the first device to assert SYNC assumes control of the SYNC signal. An external SYNC

pulse is ignored if it occurs during the first 1/3 of the switching cycle.

During normal operation the RTCT voltage charges from 1.5 to 3.0V and back during each cycle. Clock and SYNC signals are generated when the 3.0V threshold is reached. If an external clock signal is detected during the latter 2/3 of the charging cycle, the oscillator switches to external synchronization mode and relies upon the external SYNC signal to terminate the oscillator cycle. The generation of a SYNC signal is inhibited in this mode. If the RTCT voltage exceeds 4.0V (i.e. no external SYNC signal terminates the cycle), the oscillator reverts to the internal clock mode and a SYNC signal is generated.

Soft-Start Operation

The ISL6721 features soft-start using an external capacitor in conjunction with an internal current source. Soft-start is used to reduce voltage stresses and surge currents during start up.

Upon start up, the soft start circuitry clamps the error amplifier output (COMP pin) to a value proportional to the soft start voltage. The error amplifier output rises as the soft start capacitor voltage rises. This has the effect of increasing the output pulse width from zero to the steady state operating duty cycle during the soft start period. When the soft start voltage exceeds the error amplifier voltage, soft start is completed. Soft start forces a controlled output voltage rise. Soft-start occurs during start-up and after recovery from a fault condition or over current shutdown. The soft start voltage is clamped to 4.5V.

Gate Drive

The ISL6721 is capable of sourcing and sinking 1A peak current. Separate collector supply (V_C) and power ground (PGnd) pins help isolate the IC's analog circuitry from the high power gate drive noise. To limit the peak current through the IC, an external resistor may be placed between the totem-pole output of the IC (GATE pin) and the gate of the MOSFET. This small series resistor also damps any oscillations caused by the resonant tank of the parasitic inductances in the traces of the board and the FET's input capacitance.

Slope Compensation

For applications where the maximum duty cycle is less than 50%, slope compensation may be used to improve noise immunity, particularly at lighter loads. The amount of slope compensation required for noise immunity is determined empirically, but is generally about 10% of the full scale current feedback signal. For applications where the duty cycle is greater than 50%, slope compensation is required to prevent instability. Slope compensation is a technique in which the current feedback signal is modified by adding additional slope to it. The minimum amount of slope compensation required corresponds to 1/2 the inductor downslope. However, adding excessive slope compensation

results in a control loop that behaves more as a voltage mode controller than as current mode controller.




FIGURE 5.

The minimum amount of capacitance to place at the SLOPE pin is:

$$C_{\text{slope}} = 4.24 \times 10^{-6} \cdot \frac{t_{\text{on}}}{V_{\text{slope}}} \quad \text{F} \quad (\text{EQ. 6})$$

where t_{on} is the On time and V_{slope} is the amount of voltage to be added as slope compensation to the current feedback signal. In general, the amount of slope compensation added is 2 to 3 times the minimum required.

Example:

Assume the inductor current signal presented at the ISENSE pin decreases 125mV during the Off period, and:

Switching Frequency, $F_{\text{sw}} = 250\text{kHz}$

Duty Cycle, $D = 60\%$

$t_{\text{on}} = D/F_{\text{sw}} = 0.6/250\text{E}3 = 2.4\mu\text{S}$

$t_{\text{off}} = (1 - D)/F_{\text{sw}} = 1.6\mu\text{S}$

Determine the downslope:

Downslope = $0.125\text{V}/1.6\mu\text{S} = 78\text{mV}/\mu\text{S}$. Now determine the amount of voltage that must be added to the current sense signal by the end of the On time.

$$V_{\text{slope}} = \frac{1}{2} \cdot 0.078 \cdot 2.4 = 94\text{mV} \quad (\text{EQ. 7})$$

Therefore

$$C_{\text{slope(min)}} = 4.24 \times 10^{-6} \cdot \frac{2.4 \times 10^{-6}}{0.094} \approx 110\text{pF} \quad (\text{EQ. 8})$$

An appropriate slope compensation capacitance for this example would be 1/2 to 1/3 the calculated value, or between 68 and 33pF.

Over and Under Voltage Monitor

The OV and UV signals are inputs to a window comparator used to monitor the input voltage level to the converter. If the voltage falls outside of the user designated operating range, a shutdown fault occurs. For OV faults, the supply current, I_{CC} , is reduced to $200\mu\text{A}$ for $\sim 295\text{ms}$ at which time recovery is attempted. If the fault is cleared, a soft start cycle begins.

Otherwise another shutdown cycle occurs. A UV condition also results in a shutdown fault, but the device does not enter the low power mode and no restart delay occurs when the fault clears.

A resistor divider between V_{in} and LGND to each input determines the operational thresholds. The UV threshold has a fixed hysteresis of 75mV nominal.

Over Current Operation

The over current threshold level is set by the voltage applied at the ISET pin. Setting the over current level may be accomplished by using a resistor divider network from V_{REF} to LGND. The ISET threshold should be set at a level that corresponds to the desired peak output inductor current plus the additive effects of slope compensation.

Over current delayed shutdown is enabled once the soft start cycle is complete. If an over current condition is detected, the soft start charging current source is disabled and the discharging current source is enabled. The soft start capacitor is discharged at a rate of $40\mu\text{A}$. At the same time a $50\mu\text{S}$ retriggerable one-shot timer is activated. It remains active for $50\mu\text{S}$ after the over current condition stops. The soft start discharge cycle cannot be reset until the one-shot timer becomes inactive. If the soft start capacitor discharges by more than 0.125V to 4.375V, the output is disabled and the soft start capacitor is discharged. The output remains disabled and I_{CC} drops to $200\mu\text{A}$ for approximately 295ms. A new soft start cycle is then initiated. The shutdown and restart behavior of the OC protection is often referred to as hic-cup operation due to its repetitive start-up and shutdown characteristic.

If the over current condition ceases at least $50\mu\text{S}$ prior to the soft start voltage reaching 4.375V, the soft start charging and discharging currents revert to normal operation and the soft start voltage is allowed to recover.

Hic-cup OC protection may be defeated by setting ISET to a voltage that exceeds the Error Amplifier current control voltage, or about 1.5V.

Leading Edge Blanking

The initial 100ns of the current feedback signal input at ISENSE is removed by the leading edge blanking circuitry. The blanking period begins when the GATE output leading edge exceeds 3.0V. Leading edge blanking prevents current spikes from parasitic elements in the power supply from causing false trips of the PWM comparator and the over current comparator.

Fault Conditions

A Fault condition occurs if V_{REF} falls below 4.65V, the OV input exceeds 2.50V, the UV input falls below 1.45V, or the junction temperature of the die exceeds $\sim 130^\circ\text{C}$. When a Fault is detected the GATE output is disabled and the soft start capacitor is quickly discharged. When the Fault

condition clears and the soft start voltage is below the reset threshold, a soft start cycle begins.

Ground Plane Requirements

Careful layout is essential for satisfactory operation of the device. A good ground plane must be employed. A unique section of the ground plane must be designated for high di/dt currents associated with the output stage. Power ground (PGND) can be separated from the logic ground (LGND) and connected at a single point. V_C should be bypassed directly to PGND with good high frequency capacitors. The return connection for input power and the bulk input capacitor should be connected to the PGND ground plane.

Reference Design

The Typical Application Schematic features the ISL6721 in a conventional dual output 10W discontinuous mode flyback DC-DC converter. The ISL6721EVAL1 demonstration unit implements this design and is available for evaluation.

The input voltage range is from 36 to 75V DC, and the two outputs are 3.3V @ 2.5A and 1.8V @ 1.0A. Cross regulation is achieved using the weighted sum of the two outputs.

Circuit Element Descriptions

The converter design may be broken down into the following functional blocks:

Input Storage and Filtering Capacitance: C1, C2, C3

Isolation Transformer: T1

Primary voltage Clamp: CR6, R24, C18

Start Bias Regulator: R1, R2, R6, Q3, VR1

Operating Bias and Regulator: R25, Q2, D1, C5, CR2, D2

Main MOSFET Power Switch: Q1

Current Sense Network: R4, R3, R23, C4

Feedback Network: R13, R15, R16, R17, R18, R19, R20, R26, R27, C13, C14, U2, U3

Control Circuit: C7, C8, C9, C10, C11, C12, R5, R6, R8, R9, R10, R11, R12, R14, R22

Output Rectification and Filtering: CR4, CR5, C15, C16, C19, C20, C21, C22

Secondary Snubber: R21, C17

Design Criteria

The following design requirements were selected:

Switching Frequency, F_{sw} : 200kHz

V_{in} : 36 - 75V

$V_{out}(1)$: 3.3V @ 2.5A

$V_{out}(2)$: 1.8V @ 1.0A

$V_{out}(bias)$: 12V @ 50mA

Pout: 10W

Efficiency: 70%

Maximum Duty Cycle, D_{max} : 0.45

Transformer Design

The design of a flyback transformer is a non-trivial affair. It is an iterative process which requires a great deal of experience to achieve the desired result. It is a process of many compromises, and even experienced designers will produce different designs when presented with identical requirements. The iterative design process is not presented here for clarity.

The abbreviated design process follows:

- Select a core geometry suitable for the application. Constraints of height, footprint, mounting preference, and operating environment will affect the choice.
- Select suitable core material(s).
- Select maximum flux density desired for operation.
- Select core size. Core size will be dictated by the capability of the core structure to store the required energy, the number of turns that have to be wound, and the wire gauge needed. Often the window area (the space used for the windings) and power loss determine the final core size. For flyback transformers, the ability to store energy is the critical factor in determining the core size. The cross sectional area of the core and the length of the air gap in the magnetic path determine the energy storage capability.
- Determine maximum desired flux density. Depending on the frequency of operation, the core material selected, and the operating environment, the allowed flux density must be determined. The decision of what flux density to allow is often difficult to determine initially. Usually the highest flux density that produces an acceptable design is used, but often the winding geometry dictates a larger core than is required based on flux density and energy storage calculations.
- Determine the number of primary turns.
- Determine the turns ratio.
- Select the wire gauge for each winding.
- Determine winding order and insulation requirements.
- Verify the design.

Input Power:

$P_{out}/\text{Efficiency} = 14.3W$ (use 15W)

Max On Time: $T_{on(max)} = D_{max}/F_{sw} = 2.25\mu S$

Average Input Current: $I_{avg(in)} = P_{in}/V_{in(min)} = 0.42A$

Peak Primary Current:

$$I_{ppk} = \frac{2 \cdot I_{avg}(in)}{F_{sw} \cdot T_{on}(max)} = 1.87 \quad A \quad (EQ. 9)$$

Maximum Primary Inductance:

$$L_p(max) = \frac{V_{in}(min) \cdot T_{on}(max)}{I_{ppk}} = 43.3 \quad \mu H \quad (EQ. 10)$$

Choose desired primary inductance to be 40 μ H.

The core structure must be able to deliver a certain amount of energy to the secondary on each switching cycle in order to maintain the specified output power.

$$\Delta w = P_{out} \cdot \frac{\langle V_{out} + V_d \rangle}{F_{sw} \cdot V_{out}} \quad \text{joules} \quad (EQ. 11)$$

where Δw is the amount of energy required to be transferred each cycle and V_d is the drop across the output rectifier.

The capacity of a gapped ferrite core structure to store energy is dependent on the volume of the airgap and can be expressed as:

$$V_g = A_{eff} \cdot l_g = \frac{2 \cdot \mu_o \cdot \Delta w}{\Delta B^2} \quad m^3 \quad (EQ. 12)$$

where A_{eff} is the effective cross sectional area of the core in m^2 , l_g is the length of the airgap in meters, μ_o is the permeability of free space ($4\pi \cdot 10^{-7}$), and ΔB is the change in flux density in Tesla.

A core structure having less airgap volume than calculated will be incapable of providing the full output power over some portion of its operating range. On the other hand, if the length of the airgap becomes large, magnetic field fringing around the gap occurs. This has the effect of increasing the airgap volume. Some fringing is usually acceptable, but excessive fringing can cause increased losses in the windings around the gap resulting in excessive heating. Once a suitable core and gap combination are found, the iterative design cycle begins. A design is developed and checked for ease of assembly and thermal performance. If the core does not allow adequate space for the windings, then a core with a larger window area is required. If the transformer runs hot, it may be necessary to lower the flux density (more primary turns, lower operating frequency), select a less lossy core material, change the geometry of the windings (winding order), use heavier gauge wire or multi-filar windings, and/or change the type of wire used (Litz wire, for example).

For simplicity, only the final design is further described.

An EPCOS EFD 20/10/7 core using N87 material gapped to an A_L value of 25 nH/N² was chosen. It has more than the required air gap volume to store the energy required, but was needed for the window area it provides.

$$A_{eff} = 31 \cdot 10^{-6} \quad m^2$$

$$l_g = 1.56 \cdot 10^{-3} \quad m$$

The flux density ΔB is only 0.069T or 690 gauss, a relatively low value.

Since

$$L_p = \frac{\mu_o \cdot N_p^2 \cdot A_{eff}}{l_g} \quad \mu H \quad (EQ. 13)$$

the number of primary turns, N_p , may be calculated. The result is $N_p = 40$ turns. The secondary turns may be calculated as follows:

$$N_s \leq \frac{l_g \cdot \langle V_{out} + V_d \rangle \cdot T_r}{N_p \cdot I_{ppk} \cdot \mu_o \cdot A_{eff}} \quad (EQ. 14)$$

where T_r is the time required to reset the core. Since discontinuous MMF mode operation is desired, the core must completely reset during the off time. To maintain discontinuous mode operation, the maximum time allowed to reset the core is $T_{sw} - T_{on}(max)$ where $T_{sw} = 1/F_{sw}$. The minimum time is application dependent and at the designers discretion knowing that the secondary winding RMS current and ripple current stress in the output capacitors increases with decreasing reset time. The calculation for maximum N_s for the 3.3 V output using $T = T_{sw} - T_{on}(max) = 2.75\mu S$ is 5.52 turns.

The determination of the number of secondary turns is also dependent on the number of outputs and the required turns ratios required to generate them. If schottky output rectifiers are used and we assume a forward voltage drop of 0.45V, the required turns ratio for the two output voltages, 3.3V and 1.8V, is 5:3.

With a turns ratio of 5:3 for the secondary windings, we will use $N_{s1} = 5$ turns and $N_{s2} = 3$ turns. Checking the reset time using these values for the number of secondary turns yields a duration of $T_r = 2.33\mu S$ or about 47% of the switching period, an acceptable result.

The bias winding turns may be calculated similarly, only a diode forward drop of 0.7V is used. The rounded off result is 17 turns for a 12V bias.

The next step is to determine the wire gauge. The RMS current in the primary winding may be calculated from:

$$I_{p(rms)} = I_{ppk} \cdot \sqrt{\frac{T_{on}(max)}{3 \cdot T_{sw}}} \quad A \quad (EQ. 15)$$

The peak and RMS current values in the remaining windings may be calculated from:

$$I_{spk} = \frac{2 \cdot I_{out} \cdot T_{sw}}{T_r} \quad A \quad (EQ. 16)$$

$$I_{rms} = 2 \cdot I_{out} \cdot \sqrt{\frac{T_{sw}}{3 \cdot T_r}} \quad A \quad (EQ. 17)$$

The RMS current for the primary winding is 0.72A, for the 3.3V output, 4.23A, for the 1.8V output, 1.69A, and for the bias winding, 85mA.

To minimize the transformer leakage inductance, the primary was split into two sections connected in parallel and positioned such that the other windings were sandwiched between them. The output windings were configured so that the 1.8V winding is a tap off of the 3.3V winding. Tapping the 1.8V output requires that the shared portion of the secondary conduct the combined current of both outputs. The secondary wire gauge must be selected accordingly.

The determination of current carrying capacity of wire is a compromise between performance, size, and cost. It is affected by many design constraints such as operating frequency (harmonic content of the waveform) and the winding proximity/geometry. It generally ranges between 250 and 1000 circular mils per ampere. A circular mil is defined as the area of a circle 0.001" (1 mil) in diameter. As the frequency of operation increases, the AC resistance of the wire increases due to skin and proximity effects. Using heavier gauge wire may not alleviate the problem. Instead multiple strands of wire in parallel must be used. In some cases Litz wire is required.

The winding configuration selected is:

Primary #1: 40T, 2 #30 bifilar

Secondary: 5T, 0.003" (3 mil) copper foil tapped at 3T

Bias: 17T #32

Primary #2: 40T, 2 #30 bifilar

The internal spacing and insulation system was designed for 1500 VDC dielectric withstand rating between the primary and secondary windings.

Power MOSFET Selection

Selection of the main switching MOSFET requires consideration of the voltage and current stresses that will be encountered in the application, the power dissipated by the device, its size, and its cost.

The input voltage range of the converter is 36 - 75V DC. This suggests a MOSFET with a voltage rating of 150V is required due to the flyback voltage likely to be seen on the primary of the isolation transformer.

The losses associated with MOSFET operation may be divided into three categories: conduction, switching, and gate drive.

The conduction losses are due to the MOSFET's ON resistance.

$$P_{\text{cond}} = R_{\text{dson}} \cdot I_{\text{prms}}^2 \quad \text{W} \quad (\text{EQ. 18})$$

where R_{dson} is the ON resistance of the MOSFET and I_{prms} is the RMS primary current. Determining the conduction losses is complicated by the variation of R_{dson} with temperature. As junction temperature increases, so does R_{dson} , which increases losses and raises the junction temperature more, and so on. It is possible for the device to enter a thermal runaway situation without proper heatsinking. As a general rule of thumb, doubling the 25°C R_{dson} specification yields a reasonable value for estimating the conduction losses at 125°C junction temperature.

The switching losses have two components, capacitive switching losses and voltage/current overlap losses. The capacitive losses occur during turn on of the device and may be calculated as follows:

$$P_{\text{swcap}} = \frac{1}{2} \cdot C_{\text{fet}} \cdot V_{\text{in}}^2 \cdot F_{\text{sw}} \quad \text{W} \quad (\text{EQ. 19})$$

where C_{fet} is the equivalent output capacitance of the MOSFET. Device output capacitance is specified on datasheets as C_{oss} and is non-linear with applied voltage. To find the equivalent discrete capacitance, C_{fet} , a charge model is used. Using a known current source, the time required to charge the MOSFET drain to the desired operating voltage is determined and the equivalent capacitance may be calculated.

$$C_{\text{fet}} = \frac{I_{\text{chg}} \cdot t}{V} \quad \text{F} \quad (\text{EQ. 20})$$

The other component of the switching loss is due to the overlap of voltage and current during the switching transition. A switching transition occurs when the MOSFET is in the process of either turning on or off. Since the load is inductive, there is no overlap of voltage and current during the turn on transition, so only the turn off transition is of significance. The power dissipation may be estimated as:

$$P_{\text{sw}} \approx \frac{1}{x} \cdot I_{\text{ppk}} \cdot V_{\text{in}} \cdot T_{\text{ol}} \cdot F_{\text{sw}} \quad (\text{EQ. 21})$$

where T_{ol} is the duration of the overlap period and x ranges from about 3 - 6 in typical applications and depends on where the waveforms intersect. This estimate may predict higher dissipation than is realized because a portion of the turn off drain current is attributable to the charging of the device output capacitance (C_{oss}) and is not dissipative during this portion of the switching cycle.




FIGURE 6.

The final component of MOSFET loss is caused by the charging of the gate capacitance through the device gate resistance. Depending on the relative value of any external resistance in the gate drive circuit, a portion of this power will be dissipated externally.

$$P_{\text{gate}} = Q_g \cdot V_g \cdot F_{\text{sw}} \quad \text{W} \quad (\text{EQ. 22})$$

Once the losses are known, the device package must be selected and the heatsinking method designed. Since the design requires a small surface mount part, a SOIC-8 package was selected. A Fairchild FDS2570 MOSFET was selected based on these criteria. The overall losses are estimated at 400mW.

Output Filter Design

In a flyback design, the primary concern for the design of the output filter is the capacitor ripple current stress and the ripple and noise specification of the output.

The current flowing in and out of the output capacitors is the difference between the winding current and the output current. The peak secondary current, I_{spk} , is 10.73A for the 3.3V output and 4.29A for the 1.8V output. The current flowing into the output filter capacitor is the difference between the winding current and the output current. Looking at the 3.3V output, the peak winding current is $I_{\text{spk}} = 10.73\text{A}$. The capacitor must store this amount minus the output current of 2.5A, or 8.23A. The RMS ripple current in the 3.3V output capacitor is about 3.5 Arms. The RMS ripple current in the 1.8V output capacitor is about 1.4 Arms

Voltage deviation on the output during the switching cycle (ripple and noise) is caused by the change in charge of the output capacitance, the equivalent series resistance (ESR), and equivalent series inductance (ESL). Each of these components must be assigned a portion of the total ripple and noise specification. How much to allow for each contributor is dependent on the capacitor technology used.

For purposes of this discussion we will assume the following:

3.3V output: 100mV total output ripple and noise

ESR: 60mV

Capacitor ΔQ : 10mV

ESL: 30mV

1.8V output: 50mV total output ripple and noise

ESR: 30mV

Capacitor ΔQ : 5mV

ESL: 15mV

For the 3.3V output:

$$\text{ESR} \leq \frac{\Delta V}{I_{\text{spk}} - I_{\text{out}}} = \frac{0.060}{10.73 - 2.5} = 7.3\text{m}\Omega \quad (\text{EQ. 23})$$

The change in voltage due to the change in charge of the output capacitor, ΔQ , determines how much capacitance is required on the output.

$$C \geq \frac{(I_{\text{spk}} - I_{\text{out}}) \cdot T_r}{2 \cdot \Delta V} = \frac{(10.73 - 2.5) \cdot 2.33 \times 10^{-6}}{2 \cdot 0.010} = 960\mu\text{F} \quad (\text{EQ. 24})$$

ESL adds to the ripple and noise voltage in proportion to the rate of change of current into the capacitor ($V = L \cdot di/dt$).

$$L \leq \frac{V \cdot dt}{di} = \frac{0.030 \cdot 200 \times 10^{-9}}{10.73} = 0.56\text{nH} \quad (\text{EQ. 25})$$

Capacitors having high capacitance usually do not have sufficiently low ESL. High frequency capacitors such as surface mount ceramic or film are connected in parallel with the high capacitance capacitors to address the effects of ESL. A combination of high frequency and high ripple capability capacitors is used to achieve the desired overall performance. The analysis of the 1.8V output is similar to that of the 3.3V output and is omitted for brevity. Two OSCON 4SEP560M (560 μF) electrolytic capacitors and a 22 μF X5R ceramic 1210 capacitor were selected for both the 3.3 and 1.8V outputs. The 4SEP560M electrolytic capacitors are each rated at 4520mA ripple current and 13m Ω of ESR. The ripple current rating of just one of these capacitors is adequate, but two are needed to meet the minimum ESR and capacitance values.

The bias output is of such low power and current that it places negligible stress on its filter capacitor. A single 0.1 μF ceramic capacitor was selected.

Control Loop Design

The major components of the feedback control loop are a programmable shunt regulator, an opto-coupler, and the inverting amplifier of the ISL6721. The opto-coupler is used to transfer the error signal across the isolation barrier. The opto-coupler offers a convenient means to cross the isolation barrier, but it adds complexity to the feedback control loop. It adds a pole at about 10kHz and a significant amount of gain variation due the current transfer ratio (CTR). The CTR of the opto-coupler varies with initial tolerance, temperature, forward current, and age.

A block diagram of the feedback control loop follows in Figure 7.




FIGURE 7.

The loop compensation is placed around the Error Amplifier (EA) on the secondary side of the converter. The primary side amplifier located in the control IC is used as a unity gain inverting amplifier and provides no loop compensation. A Type 2 error amplifier configuration was selected as a precaution in case operation in continuous mode should occur at some operating point.




FIGURE 8. TYPE 2 ERROR AMPLIFIER

Development of a small signal model for current mode control is rather complex. The method of reference [1] was selected for its ability to accurately predict loop behavior. To further simplify the analysis, the converter will be modeled as a single output supply with all of the output capacitance reflected to the 3.3V output. Once the “single” output system is compensated, adjustments to the compensation will be required based on actual loop measurements.

The first parameter to determine is the peak current feedback loop gain. Since this application is low power, a resistor in series with the source of the power switching MOSFET is used for the current feedback signal. For higher power applications, a resistor would dissipate too much power and current transformer would be used instead.

There is limited flexibility to adjust the current loop behavior due to the need to provide over current protection. Current limit and the current loop gain are determined by the current sense resistor and the ISET threshold. ISET was set at 1.0V, near its maximum, to minimize noise effects. When

determining ISET, the internal gain and offset of the ISENSE signal in the control IC must be taken into account. The maximum peak primary current was determined earlier to be 1.87A, so a choice of 2.25A peak primary current for current limit is reasonable. A current gain, A_{EXT} , of 0.5 V/A was selected to achieve this.

$$ISET = 2.25 \cdot 0.8 \cdot 0.5 + 0.100 = 1.00 \quad V \quad (EQ. 26)$$

The control to output transfer function may be represented as [2]

$$\frac{V_o}{V_c} = K \cdot \sqrt{\frac{R_o \cdot L_s \cdot F_{sw}}{2}} \cdot \frac{1 + \frac{s}{\omega_z}}{1 + \frac{s}{\omega_p}} \quad (EQ. 27)$$

if we ignore the current feedback sampled-data effects.

$$K = \frac{I_{spk(max)}}{V_{c(max)}}$$

$$R_o = LoadResistance$$

$$L_s = SecondaryInductance$$

$$\omega_p = \frac{2}{R_o \cdot C_o} \quad \text{or} \quad f_p = \frac{1}{\pi \cdot R_o \cdot C_o}$$

$$\omega_z = \frac{1}{R_c \cdot C_o} \quad \text{or} \quad f_z = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_o}$$

$$C_o = OutputCapacitance$$

$$R_c = OutputCapacitanceESR$$

$$V_{c(max)} = ControlVoltageRange$$

The value of K may be determined by assuming all of the output power is delivered by the 3.3V output at the threshold of current limit. The maximum power allowed was determined earlier as 15 watts, so

$$I_{spk(max)} = \frac{2 \cdot \frac{P_{out}}{V_{out}} \cdot T_{sw}}{T_r} = \frac{2 \cdot \frac{15}{3.3} \cdot 5 \times 10^{-6}}{2.33 \times 10^{-6}} = 19.5 \quad A$$

$$V_{c(max)} = V_{ISENSE} \cdot A_{EXT} \cdot A_{CS} \cdot \frac{1}{A_{COMP}} = 2.93 \quad V$$

where A_{EXT} is the external gain of the current feedback network, A_{CS} is the IC internal gain, and A_{COMP} is the gain between the error amplifier and the PWM comparator.

The Type 2 compensation configuration has two poles and one zero. The first pole is at the origin, and provides the integration characteristic which results in excellent DC regulation. Referring to the Typical Application Schematic,

the remaining pole and zero for the compensator are located at:

$$f_{pc} = \frac{C_{13} + C_{14}}{2 \cdot \pi \cdot R_{15} \cdot C_{14} \cdot C_{13}} \approx \frac{1}{2 \cdot \pi \cdot R_{15} \cdot C_{14}} \quad (\text{EQ. 28})$$

$$f_{zc} = \frac{1}{2 \cdot \pi \cdot R_{15} \cdot C_{13}} \quad (\text{EQ. 29})$$

The ratio of R15 to the parallel combination of R17 and R18 determine the mid band gain of the error amplifier.

$$A_{\text{midband}} = \frac{R_{15} \cdot (R_{17} + R_{18})}{R_{17} \cdot R_{18}} \quad (\text{EQ. 30})$$

From (EQ. 27), it can be seen that the control to output transfer function frequency dependence is a function of the output load resistance, the value of output capacitance, and the output capacitance ESR. These variations must be considered when compensating the control loop. The worst case small signal operating point for the converter is at minimum Vin, maximum load, maximum Cout, and minimum ESR.

The higher the desired bandwidth of the converter, the more difficult it is to create a solution that is stable over the entire operating range. A good rule of thumb is to limit the bandwidth to about Fsw/4. For this example, the bandwidth will be further limited due to the low GBWP of the LM431-based Error Amplifier and the opto-coupler. A bandwidth of approximately 5kHz was selected.

For the EA compensation, the first pole is placed at the origin by default (C14 is an integrating capacitor). The first zero is placed below the crossover frequency, f_{CO}, usually around 1/3 f_{CO}. The second pole is placed at the lower of the ESR zero or at one half of the switching frequency. The midband gain is then adjusted to obtain the desired crossover frequency. If the phase margin is not adequate, the crossover frequency may have to be reduced.

Using this technique to determine the compensation, the following values for the EA components were selected.

$$R_{17} = R_{18} = R_{15} = 1\text{k}\Omega$$

$$R_{20} = \text{open}$$

$$C_{13} = 100\text{nF}$$

$$C_{14} = 100\text{pF}$$

A Bode plot of the closed loop system at low line, max load appears below.




FIGURE 9A. GAIN




FIGURE 9B. PHASE MARGIN

Regulation Performance


TABLE 1. OUTPUT LOAD REGULATION, $V_{IN} = 48V$

I_{OUT} (A), 3.3V	I_{OUT} (A), 1.8V	V_{OUT} (V), 3.3V	V_{OUT} (V), 1.8V
0	0.030	3.351	1.825
0.39	0.030	3.281	1.956
0.88	0.030	3.251	1.988
1.38	0.030	3.223	2.014
1.87	0.030	3.204	2.029
2.39	0.030	3.185	2.057
2.89	0.030	3.168	2.084
3.37	0.030	3.153	2.103
0	0.52	3.471	1.497
0.39	0.52	3.283	1.800
0.88	0.52	3.254	1.836
1.38	0.52	3.233	1.848
1.87	0.52	3.218	1.855
2.39	0.52	3.203	1.859
2.89	0.52	3.191	1.862
0	1.05	3.619	1.347
0.39	1.05	3.290	1.730
0.88	1.05	3.254	1.785
1.38	1.05	3.235	1.805
1.87	1.05	3.220	1.814
2.39	1.05	3.207	1.820
0	1.55	3.699	1.265
0.39	1.55	3.306	1.682
0.88	1.55	3.260	1.750
1.38	1.55	3.239	1.776
1.87	1.55	3.224	1.789
0	2.07	3.762	1.201
0.39	2.07	3.329	1.645
0.88	2.07	3.270	1.722
1.38	2.07	3.245	1.752
0	2.62	3.819	1.142
0.39	2.62	3.355	1.612
0.88	2.62	3.282	1.697
0	3.14	3.869	1.091
.39	3.14	3.383	1.581

Waveforms


Typical waveforms can be found in Figures 10 through 12. Figure 10 shows the steady state operation of the sawtooth oscillator waveform at RTCT (Trace 2), the SYNC output pulse (Trace 1), and the GATE output to the converter FET (Trace 3). Figure 11 shows the converter behavior while operating in an over current fault condition. Trace 1 is the soft start voltage, which increases from zero to 4.5V, at which point the OC fault function is enabled. The OC condition is detected and the soft start capacitor is discharged to the

4.375V OC fault threshold at which point the IC enters the fault shutdown mode. Trace 2 shows the behavior of the timing capacitor voltage during a shutdown fault. Most of the functions of the IC are de-powered during a fault, and the oscillator is among those functions. During a fault, the IC is turned off until the restart delay has timed out. After the delay, power is restored and the IC resumes normal operation. Trace 3 is the GATE output during the soft start cycle and OC fault.



NOTE:
Trace 1: SYNC Output
Trace 2: RTCT Sawtooth
Trace 3: GATE Output


FIGURE 10. TYPICAL WAVEFORMS



NOTE:
Trace 1: SS
Trace 2: RTCT Sawtooth
Trace 3: GATE Output

FIGURE 11. SOFT START W/OVER CURRENT FAULT

Figure 12 shows the switching FET waveforms during steady state operation. Trace 1 is drain - source voltage and Trace 2 is gate - source voltage.



NOTE:
Trace 1: V_{D-S}
Trace 3: V_{G-S}

FIGURE 12. GATE AND DRAIN-SOURCE WAVEFORMS

Component List

TABLE 2.

REFERENCE DESIGNATOR	VALUE	DESCRIPTION
C1, C2, C3	1.0 μ F	Capacitor, 1812, X7R, 100V, 20%
C5, C13	0.1 μ F	Capacitor, 0603, X7R, 25V, 10%
C15, C16, C19, C20	560 μ F	Capacitor, Radial, SANYO 4SEP560M
C17	470pF	Capacitor, 0603, COG, 50V, 5%
C18	.01 μ F	Capacitor, 0805, X7R, 50V, 10%
C21, C22	22 μ F	Capacitor, 1210, X5R, 10V, 20%
C4, C14	100pF	Capacitor, 0603, COG, 50V, 5%
C6	1500pF	Capacitor, Disc, Murata DE1E3KX152MA5BA01
C7		Zero Ohm Jumper, 0603
C8	330pF	Capacitor, 0603, COG, 50V, 5%
C9, C10, C11, C12	0.22 μ F	Capacitor, 0603, X7R, 16V, 10%
CR2, CR6		Diode, Fairchild ES1C
CR4, CR5		Diode, IR 12CWQ03FN
D1		Zener, 18V, Zetex BZX84C18
D2		Diode, Schottky, BAT54C
Q1		FET, Fairchild FDS2570
Q2		Transistor, Zetex FMMT491A
Q3		Transistor, ON MJD31C
R1, R2	1.00K	Resistor, 1206, 1%
R10	20.0K	Resistor, 0603, 1%


TABLE 2. (Continued)

REFERENCE DESIGNATOR	VALUE	DESCRIPTION
R7, R9, R11, R26, R27	10.0K	Resistor, 0603, 1%
R12	38.3K	Resistor, 0603, 1%
R13, R15, R17, R18, R19, R25	1.00K	Resistor, 0603, 1%
R14	10	Resistor, 0603, 1%
R16	165	Resistor, 0603, 1%
R21	10.0	Resistor, 1206, 1%
R22	5.11	Resistor, 0603, 1%
R24	3.92K	Resistor, 2512, 1%
R3, R23	100	Resistor, 0603, 1%
R4	1.00	Resistor, 2512, 1%
R5	221K	Resistor, 0603, 1%
R6	75.0K	Resistor, 0603, 1%
R8, R20		OMIT
T1		Transformer, MIDCOM 31555
U2		Opto-coupler, NEC PS2801-1
U3		Shunt Reference, National LM431BIM3
U4		PWM, Intersil ISL67211B
VR1		Zener, 15V, Zetex BZX84C15

References

- [1] Ridley, R., "A New Continuous-Time Model for Current Mode Control", IEEE Transactions on Power Electronics, Vol. 6, No. 2, April 1991.
- [2] Dixon, Lloyd H., "Closing the Feedback Loop", Unitrode Power Supply Design Seminar, SEM-700, 1990.

Thin Shrink Small Outline Plastic Packages (TSSOP)



M16.173
16 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.043	-	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.033	0.037	0.85	0.95	-
b	0.0075	0.012	0.19	0.30	9
c	0.0035	0.008	0.09	0.20	-
D	0.193	0.201	4.90	5.10	3
E1	0.169	0.177	4.30	4.50	4
e	0.026 BSC		0.65 BSC		-
E	0.246	0.256	6.25	6.50	-
L	0.020	0.028	0.50	0.70	6
N	16		16		7
α	0°	8°	0°	8°	-

NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-153-AB, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

Rev. 1 2/02

Small Outline Plastic Packages (SOIC)



**M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.053	0.069	1.35	1.75	-
A1	0.004	0.010	0.10	0.25	-
B	0.014	0.019	0.35	0.49	9
C	0.007	0.010	0.19	0.25	-
D	0.386	0.394	9.80	10.00	3
E	0.150	0.157	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.228	0.244	5.80	6.20	-
h	0.010	0.020	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

Rev. 1 02/02

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com