Preliminary 512Kx72 Pipelined N*t*RAM[™]

Document Title

512Kx72-Bit Pipelined NtRAM[™]

Revision History

Rev. No.	History	Draft Date	<u>Remark</u>
0.0	1. Initial document.	May. 10. 2001	Advance
0.1	 Speed bin merge. From K7N327249M to K7N327245M AC parameter change. tOH(min)/tLZC(min) from 0.8 to 1.5 at -25 tOH(min)/tLZC(min) from 1.0 to 1.5 at -22 tOH(min)/tLZC(min) from 1.0 to 1.5 at -20 	Dec. 31. 2001	Preliminary
0.2	 Delete the speed bin (-22, -15, -13) Update the JTAG boundary scan exit order. 	Feb. 11, 2003	Preliminary

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Org.	Part Number	Mode	VDD	Speed FT ; Access Time(ns) Pipelined ; Cycle Time(MHz)	PKG	Temp
	K7M321825M-Q(H/F)C65/75/85	FlowThrough	3.3	6.5/7.5/8.5ns		
2Mx18	K7N321801M-Q(H/F)C25/22/20/16/15/13	Pipelined	3.3	250/225/200/167/150/133MHz		
	K7N321845M-Q(H/F)C25/22/20/16/15/13	Pipelined	2.5	250/225/200/167/150/133MHz	Q:100TQFP H:119BGA	
	K7M323625M-Q(H/F)C65/75/85	FlowThrough	3.3	6.5/7.5/8.5ns	F:165FBGA	C (Commercial
1Mx36	K7N323601M-Q(H/F)C25/22/20/16/15/13	Pipelined	3.3	250/225/200/167/150/133MHz		Temperature
	K7N323645M-Q(H/F)C25/22/20/16/15/13	Pipelined	2.5	250/225/200/167/150/133MHz		Range)
512Kx72	K7N327245M-HC25/20/16	Pipelined (Normal Type)	2.5	250/200/167MHz	H : 209BGA	

32Mb NtRAM(Flow Through / Pipelined), Double Late Write RAM x72 Ordering Information



512Kx72-Bit Pipelined NtRAM[™]

FEATURES

- 2.5V ±5% Power Supply.
- Byte Writable Function.
- · Enable clock and suspend operation.
- Single READ/WRITE control pin.
- Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data contention .
- A interleaved burst or a linear burst mode.
- Asynchronous output enable control.
- Power Down mode.
- TTL-Level Three-State Outputs.

FAST ACCESS TIMES

• 209BGA(11x19 Ball Grid Array Package).

PARAMETER Symbol -25 -20 -16 Unit Cycle Time tCYC 4.0 5.0 6.0 ns tCD 3.2 3.5 Clock Access Time 26 ns Output Enable Access Time tOE 2.6 3.2 3.5 ns

GENERAL DESCRIPTION

The K7N327245M is 37,748,736-bits Synchronous Static SRAMs. The NtRAM[™], or No Turnaround Random Access Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low".

Asynchronous inputs include the sleep mode enable(ZZ). Output Enable controls the outputs at any given time.

Write cycles are internally self-timed and initiated by the rising


edge of the clock input. This feature eliminates complex off-chip write pulse generation

and provides increased timing flexibility for incoming signals.

For read cycles, pipelined SRAM output data is temporarily stored by an edge triggered output register and then released to the output buffers at the next rising edge of clock.

The K7N327245M are implemented with SAMSUNG's high performance CMOS technology and is available in 209BGA packages. Multiple power and ground pins minimize ground bounce.

LOGIC BLOCK DIAGRAM





209BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)

K7N327245M(512K x 72)

T			-	_	_			_	_		
	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	А	CS2	А	ADV	А	CS ₂	А	DQb	DQb
в	DQg	DQg	BWc	BWg	NC	WE	А	BWb	BWf	DQb	DQb
С	DQg	DQg	BWh	BWd	NC	CS1	NC	BWe	BWa	DQb	DQb
D	DQg	DQg	Vss	NC	NC	OE	NC	NC	Vss	DQb	DQb
Е	DQPg	DQPc	VDDQ	Vddq	VDD	Vdd	Vdd	V ddq	Vddq	DQPf	DQPb
F	DQc	DQc	Vss	Vss	Vss	NC	Vss	Vss	Vss	DQf	DQf
G	DQc	DQc	VDDQ	Vddq	VDD	NC	VDD	V ddq	Vddq	DQf	DQf
н	DQc	DQc	Vss	Vss	Vss	NC	Vss	Vss	Vss	DQf	DQf
J	DQc	DQc	VDDQ	Vddq	VDD	NC	Vdd	V ddq	Vddq	DQf	DQf
к	NC	NC	CLK	NC	Vss	CKE	Vss	NC	NC	NC	NC
L	DQh	DQh	VDDQ	Vddq	VDD	NC	Vdd	V ddq	Vddq	DQa	DQa
м	DQh	DQh	Vss	Vss	Vss	NC	Vss	Vss	Vss	DQa	DQa
N	DQh	DQh	VDDQ	Vddq	VDD	NC	Vdd	V ddq	Vddq	DQa	DQa
Р	DQh	DQh	Vss	Vss	Vss	ZZ	Vss	Vss	Vss	DQa	DQa
R	DQPd	DQPh	VDDQ	Vddq	VDD	VDD	Vdd	V ddq	Vddq	DQPa	DQPe
т	DQd	DQd	Vss	NC	NC	LBO	NC	NC	Vss	DQe	DQe
U	DQd	DQd	NC	А	NC(64M)	А	А	А	NC	DQe	DQe
v	DQd	DQd	А	А	А	A1**	А	А	А	DQe	DQe
w	DQd	DQd	TMS	TDI	А	A0**	А	TDO	тск	DQe	DQe

Notes: 1. ** Ao and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

PIN NAME

SYMBOL	PIN NAME	SYMBOL	PIN NAME
А	Address Inputs	Vdd	Power Supply
		Vss	Ground
A 0,A1	Burst Address Inputs		
ADV	Address Advance/Load	N.C.	No Connect
WE	Read/Write Control Input		
CLK	Clock	DQa	Data Inputs/Outputs
CKE CS1	Clock Enable	DQb	Data Inputs/Outputs
CS1	Chip Select	DQc	Data Inputs/Outputs
CS2	Chip Select	DQd	Data Inputs/Outputs
CS ₂	Chip Select	DQe	Data Inputs/Outputs
BWx	Byte Write Inputs	DQf	Data Inputs/Outputs
(x=a~h)		DQg	Data Inputs/Outputs
· /		DQh	Data Inputs/Outputs
OE	Output Enable	DQPa~Ph	Data Inputs/Outputs
ZZ	Power Sleep Mode		
ZZ LBO	Burst Mode Control	VDDQ	Output Power Supply
тск	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		



FUNCTION DESCRIPTION

The K7N327245M is N*t*RAM[™] designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of OE, LBO and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable(\overline{CKE}) pin allows the operation of the chip to be suspended as long as necessary. When \overline{CKE} is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NtRAM[™] latches external address and initiates a cycle, when CKE, ADV are driven to low and all three chip enables(CS1, CS2, CS2) are active.

Output $Enable(\overline{OE})$ can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, \overline{CKE} is driven low, all three chip enables(\overline{CS} 1, CS_2 , \overline{CS}_2) are active, the write enable input signals \overline{WE} are driven high, and ADV driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. Also during read operation \overline{OE} must be driven low for the device to drive out the requested data.

Write operation occurs when WE is driven low at the rising edge of the clock. BW[h:a] can be used for byte write operation. The pipelined NtRAM™ uses a late-late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock, \overline{WE} and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

BURST SEQUENCE TABLE

(Interleaved Burst, LBO=High)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A 1	Ao						
Fi	First Address		0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
	4		0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0


(Linear Burst, LBO=Low)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A 1	Ao						
Fir	First Address		0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
	4		0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.



STATE DIAGRAM FOR N *t*RAM[™]



COMMAND	ACTION
DS	DESELECT
READ	BEGIN READ
WRITE	BEGIN WRITE
BURST	BEGIN READ BEGIN WRITE CONTINUE DESELECT

Notes : 1. An IGNORE CLOCK EDGE cycle is not shown is the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.

2. States change on the rising edge of the clock(CLK)



Preliminary 512Kx72 Pipelined N*t*RAM[™]

TRUTH TABLES

SYNCHRONOUS TRUTH TABLE

CS1	CS2	CS ₂	ADV	WE	BWx	OE	CKE	CLK	ADDRESS ACCESSED	OPERATION
Н	Х	Х	L	Х	Х	Х	L	\uparrow	N/A	Not Selected
Х	L	Х	L	Х	Х	Х	L	\uparrow	N/A	Not Selected
Х	Х	Н	L	Х	Х	Х	L	\uparrow	N/A	Not Selected
Х	Х	Х	Н	Х	Х	Х	L	\uparrow	N/A	Not Selected Continue
L	н	L	L	н	Х	L	L	\uparrow	External Address	Begin Burst Read Cycle
Х	Х	Х	н	Х	Х	L	L	\uparrow	Next Address	Continue Burst Read Cycle
L	н	L	L	н	Х	Н	L	\uparrow	External Address	NOP/Dummy Read
Х	Х	Х	н	Х	Х	Н	L	\uparrow	Next Address	Dummy Read
L	Н	L	L	L	L	Х	L	Ŷ	External Address	Begin Burst Write Cycle
Х	Х	Х	Н	Х	L	Х	L	\uparrow	Next Address	Continue Burst Write Cycle
L	Н	L	L	L	Н	Х	L	\uparrow	N/A	NOP/Write Abort
Х	Х	Х	Н	Х	Н	Х	L	\uparrow	Next Address	Write Abort
Х	Х	Х	Х	Х	Х	Х	Н	\uparrow	Current Address	Ignore Clock

Notes : 1. X means "Don't Care". 2. The rising edge of clock is symbolized by (↑).

3. A continue deselect cycle can only be enterd if a deselect cycle is executed first.

4. $\overline{\text{WRITE}}$ = L means Write operation in WRITE TRUTH TABLE.

WRITE = H means Read operation in WRITE TRUTH TABLE.

5. Operation finally depends on status of asynchronous input pins(ZZ and \overline{OE}).

WRITE TRUTH TABLE(x72)

WE	BW a	BWb	BWc	BWd	BWe	BW f	BW g	BWh	OPERATION
Н	Х	Х	Х	Х	Х	Х	Х	Х	READ
L	L	Н	н	Н	Н	н	н	Н	WRITE BYTE a
L	Н	L	н	Н	Н	н	н	Н	WRITE BYTE b
L	Н	Н	L	Н	Н	Н	Н	Н	WRITE BYTE c
L	Н	Н	Н	L	Н	Н	Н	Н	WRITE BYTE d
L	Н	Н	Н	Н	L	Н	Н	Н	WRITE BYTE e
L	Н	Н	Н	Н	Н	L	Н	Н	WRITE BYTE f
L	Н	Н	Н	Н	Н	Н	L	Н	WRITE BYTE g
L	Н	Н	Н	Н	Н	Н	Н	L	WRITE BYTE h
L	L	L	L	L	L	L	L	L	WRITE ALL BYTEs
L	Н	Н	н	Н	Н	н	н	Н	WRITE ABORT/NOP

Notes : 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK().



Preliminary 512Kx72 Pipelined N*t*RAM[™]

ASYNCHRONOUS TRUTH TABLE

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	Н	Х	High-Z
Read	L	L	DQ
Read	L	Н	High-Z
Write	L	Х	Din, High-Z
Deselected	L	Х	High-Z

Notes

1. X means "Don't Care".

- 2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
- 3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 3.6	V
Voltage on Any Other Pin Relative to Vss	Vin	-0.3 to VDD+0.3	V
Power Dissipation	PD	1.6	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	TOPR	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

*Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING CONDITIONS ($0^{\circ}C \le TA \le 70^{\circ}C$)

PARAMETER	SYMBOL	MIN	Тур.	MAX	UNIT
Supply Voltage	Vdd	2.375	2.5	2.625	V
Supply Voltage	Vddq	2.375	2.5	2.625	V
Ground	Vss	0	0	0	V

*Note : V $_{\text{DD}}$ and V $_{\text{DDQ}}$ must be supplied with identical vlotage levels.

CAPACITANCE*(TA=25°C, f=1MHz)

PARAMETER	SYMBOL	TEST CONDITION	ТҮР	MAX	UNIT
Input Capacitance	CIN	Vin=0V	-	5	pF
Output Capacitance	Соит	Vout=0V	-	7	pF

*Note : Sampled not 100% tested.



Preliminary 512Kx72 Pipelined N*t*RAM[™]


DC ELECTRICAL CHARACTERISTICS(VDD=2.5V ±5%, TA=0°C to +70°C)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current(except ZZ)	lı∟			-2	+2	μΑ	
Output Leakage Current	IOL	Output Disabled,		-2	+2	μΑ	
			-25	-	TBD		
Operating Current	lcc		-20		TBD	mA	1,2
		$ \begin{array}{c c c c c c c c } Output Disabled, & -2 & \\ \hline \\ Output Disabled, & -2 & -2 & \\ \hline \\ VDD=Max IOUT=0mA & -25 & -1 & \\ \hline \\ Cycle Time \geq tCYC Min & -16 & -1 & \\ \hline \\ Device deselected, IOUT=0mA, & -25 & -1 & \\ ZZ \leq VIL, f=Max, & -20 & -1 & \\ All Inputs \leq 0.2V \text{ or } \geq VDD-0.2V & -16 & -1 & \\ \hline \\ Device deselected, IOUT=0mA, & & \\ ZZ \leq 0.2V, f=0, & & & \\ All Inputs=fixed (VDD-0.2V \text{ or } 0.2V) & & & \\ \hline \\ Device deselected, IOUT=0mA, & & & \\ ZZ \geq VDD-0.2V, f=Max, All Inputs \leq VIL & & & \\ or \geq VIH & & & & \\ IoL=1.0mA & & & & - & \\ \end{array} $	TBD				
		ZZSVIL, f=Max, -20 - TBD mA					
itandby Current	Isb ZZ≤Vil, f=Max,		-	- TBD	mA		
		All Inputs ≤ 0.2 V or \geq VDD-0.2V	-16	-	TBD		
Standby Current	ISB1	ZZ≤0.2V, f=0,		-	TBD	mA	
	ISB2	ZZ≥VDD-0.2V, f=Max, All Inputs≤VIL		-	TBD	mA	
Output Low Voltage	Vol	IOL=1.0mA		-	0.4	V	
Output High Voltage	Vон	Іон=-1.0mA		2.0	-	V	
Input Low Voltage	VIL			-0.3*	0.7	V	
Input High Voltage	Vін			1.7	VDD+0.3**	V	3

Notes : 1. Reference AC Operating Conditions and Characteristics for input and timing.

2. Data states are all zero.

3. In Case of I/O Pins, the Max. $V_{\text{IH}}{=}V_{\text{DDQ}}{+}0.3V$



TEST CONDITIONS


(TA=0 to 70°C, VDD=2.5V \pm 5%, unless otherwise specified)


PARAMETER	VALUE
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	VDDQ/2
Output Load	See Fig. 1




Preliminary 512Kx72 Pipelined NtRAM™

Output Load(A)







* Including Scope and Jig Capacitance

Fig. 1

AC TIMING CHARACTERISTICS

(VDD=2.5V ±5%, TA=0 to 70°C)

		-	25	-:	20	-	16	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Cycle Time	tCYC	4.0	-	5.0	-	6.0	-	ns
Clock Access Time	tCD	-	2.6	-	3.2	-	3.5	ns
Output Enable to Data Valid	tOE	-	2.6	-	3.2	-	3.5	ns
Clock High to Output Low-Z	tLZC	1.5	-	1.5	-	1.5	-	ns
Output Hold from Clock High	tон	1.5	-	1.5	-	1.5	-	ns
Output Enable Low to Output Low-Z	t LZOE	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	2.6	-	3.0	-	3.0	ns
Clock High to Output High-Z	tHZC	-	2.6	-	3.0	-	3.0	ns
Clock High Pulse Width	tСH	1.7	-	2.0	-	2.2	-	ns
Clock Low Pulse Width	tCL	1.7	-	2.0	-	2.2	-	ns
Address Setup to Clock High	tAS	1.2	-	1.4	-	1.5	-	ns
CKE Setup to Clock High	tCES	1.2	-	1.4	-	1.5	-	ns
Data Setup to Clock High	tDS	1.2	-	1.4	-	1.5	-	ns
Write Setup to Clock High (WE, BWx)	tws	1.2	-	1.4	-	1.5	-	ns
Address Advance Setup to Clock High	tADVS	1.2	-	1.4	-	1.5	-	ns
Chip Select Setup to Clock High	tCSS	1.2	-	1.4	-	1.5	-	ns
Address Hold from Clock High	tah	0.3	-	0.4	-	0.5	-	ns
CKE Hold from Clock High	tCEH	0.3	-	0.4	-	0.5	-	ns
Data Hold from Clock High	tDH	0.3	-	0.4	-	0.5	-	ns
Write Hold from Clock High (\overline{WE} , $\overline{BW}x$)	twн	0.3	-	0.4	-	0.5	-	ns
Address Advance Hold from Clock High	t ADVH	0.3	-	0.4	-	0.5	-	ns
Chip Select Hold from Clock High	tCSH	0.3	-	0.4	-	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	2	-	2	-	cycle

Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
2. Chip selects must be valid <u>at each rising edge of CLK(when ADV is Low)</u> to remain enabled.
3. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low,

Both cases must meet setup and hold times.

4. To avoid bus contention, At a given voltage and temperature tLzc is more than tHzc. The specs as shown do not imply bus contention because Lzc is a Min. parameter that is worst case at totally different test conditions (0°C,2.625V) than Hzc, which is a Max. parameter(worst case at 70°C,2.375V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature.



SLEEP MODE

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to ISB2. The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z


The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.

When the ZZ pin becomes a logic High, ISB2 is guaranteed after the time tzt is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. similarly, when exiting SLEEP MODE during tPUS, only a DESELECT or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

SLEEP MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Current during SLEEP MODE	$ZZ \ge VIH$	ISB2		TBD	mA
ZZ active to input ignored		tPDS	2		cycle
ZZ inactive to input sampled		tPUS	2		cycle
ZZ active to SLEEP current		tzzi		2	cycle
ZZ inactive to exit SLEEP current		trzzi	0		

SLEEP MODE WAVEFORM






IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

JTAG Block Diagram




JTAG Instruction Coding

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	BYPASS	Bypass Register	4
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	BYPASS	Bypass Register	4
1	1	1	BYPASS	Bypass Register	4

NOTE :

- 1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- 2. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- 3. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

TAP Controller State Diagram





SCAN REGISTER DEFINITION

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
512Kx36	3 bits	1 bits	32 bits	123 bits

ID REGISTER DEFINITION

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
512Kx72	0000	00111 00101	XXXXXX	00001001110	1

BOUNDARY SCAN EXIT ORDER

BIT	PIN ID
1	6V
2	6U
3	7W
4	7V
5	7U
6	8V
7	8U
8	9V
9	7T
10	6P
11	10W
12	11W
13	11V
14	10V
15	10U
16	11U
17	11T
18	10T
19	11R
20	10R
21	10P
22	11P
23	11N
24	10N
25	10M
26	11M
27	11L
28	10L
29	11K
30	6M
31	6L
32	6J
33	6F
34	10K
35	10J
36	11J
37	11H
38	10H
39	10G
40	11G
41	11F
42	10F

BIT	PIN ID
43	10E
44	11E
45	11D
46	10D
47	10C
48	11C
49	11B
50	10B
51	10A
52	11A
53	9C
54	9B
55	9A
56	8C
57	8B
58	8A
59	7B
60	7A
61	6D
62	6G
63	5B
64	6C
65	6B
66	6A
67	5A
68	4C
69	4B
70	4A
71	3C
72	3B
73	3A
74	4D
75	2A
76	1A
77	1B
78	2B
79	2C
80	1C
81	1D
82	2D
83	1E
84	2E

BIT	PIN ID
85	2F
86	1F
87	1G
88	2G
89	2H
90	1H
91	1J
92	2J
93	1K
94	6N
95	ЗK
96	6K
97	2K
98	2L
99	1L
100	1 M
101	2M
102	2N
103	1N
104	1P
105	2P
106	2R
107	1R
108	1T
109	2T
110	2U
111	1U
112	1V
113	2V
114	2W
115	1 W
116	6T
117	3V
118	4V
119	4U
120	5W
121	5V
122	6W
123	5U

Note: 1. NC and Vss pins included in the scan exit order are read as "X" (i.e. don't care).



JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	VDD	2.4	2.5	2.6	V	
Input High Level	Viн	1.7	-	V DD+0.3	V	
Input Low Level	VIL	-0.3	-	0.7	V	
Output High Voltage	Vон	2.0	-	-	V	
Output Low Voltage	Vol	-	-	0.4	V	

NOTE : The input level of SRAM pin is to follow the SRAM DC specification.


JTAG AC TEST CONDITIONS

Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	2.5/0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		V ddq/2	V	

JTAG AC Characteristics

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	t CHCH	50	-	ns	
TCK High Pulse Width	tCHCL	20	-	ns	
TCK Low Pulse Width	tCLCH	20	-	ns	
TMS Input Setup Time	tMVCH	5	-	ns	
TMS Input Hold Time	t CHMX	5	-	ns	
TDI Input Setup Time	t DVCH	5	-	ns	
TDI Input Hold Time	t CHDX	5	-	ns	
SRAM Input Setup Time	t SVCH	5	-	ns	
SRAM Input Hold Time	tCHSX	5	-	ns	
Clock Low to Output Valid	tCLQV	0	10	ns	


JTAG TIMING DIAGRAM



SAMSUNG ELECTRONICS


ELECTRONICS

Preliminary 512Kx72 Pipelined N*t*RAM[™]




Rev 0.2

Preliminary 512Kx72 Pipelined N*t*RAM[™]




Preliminary 512Kx72 Pipelined N*t*RAM[™]



ELECTRONICS

Rev 0.2


Preliminary 512Kx72 Pipelined N*t*RAM[™]



ELECTRONICS

Rev 0.2

Preliminary 512Kx72 Pipelined N*t*RAM[™]





Feb. 2003 Rev 0.2

Preliminary 512Kx72 Pipelined N*t*RAM[™]

209 Bump BGA PACKAGE DIMENSIONS

14mm x 22mm Body, 1.0mm Bump Pitch, 11x19 Bump Array

