KM48S32230A

Revision History

Revision 0.0 (Jan., 1999)

• PC133 first published.



8M x 8Bit x 4 Banks Synchronous DRAM

FEATURES


- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- MRS cycle with address key programs
 - -. CAS latency 3 only
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- · Auto & self refresh
- 64ms refresh period (8K Cycle)

GENERAL DESCRIPTION

The KM48S32230A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 8 x 8,392,608 words by 8 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION


Part No.	Max Freq.	Interface	Package
KM48S32230AT-G/FA	133MHz (CL 3)	LVTTL	54pin TSOP(II)



* Samsung Electronics reserves the right to change products or specification without notice.



PIN CONFIGURATION (Top view)



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
CS	Chip select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA12, Column address: CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
DQM	Data input/output mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.
DQ0 ~7	Data input/output	Data inputs/outputs are multiplexed on the same pins.
VDD/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data output power/ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No connection /reserved for future use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Tstg	-55 ~ + 150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70° C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	ViH	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current (Inputs)	lıL	-1	-	1	uA	3
Input leakage current (I/O pins)	lıL	-1.5	-	1.5	uA	3,4

Notes: 1. ViH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, 0V ≤ VouT ≤ VDDQ.

CAPACITANCE (VDD = 3.3V, TA = 23°C, f = 1MHz, VREF =1.4V ± 200 mV)

Pin	Symbol	Min	Max	Unit
Clock	Cclk	2.5	4.0	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	2.5	5.0	pF
Address	CADD	2.5	5.0	pF
DQ0 ~ DQ7	Соит	4.0	6.5	pF



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	CAS	Version	mA mA	Note
Faranteter	Symbol	rest condition	Latency	-A	Oiiit	Note
Operating current (One bank active)	ICC1	Burst length = 1 trc ≥ trc(min) loL = 0 mA		120	mA	1
Precharge standby current in	Icc2P	CKE ≤ VIL(max), tcc = 15ns		2	mA	
power-down mode	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞		2	1117 (
Icc2N Precharge standby current in		CKE ≥ VIH(min), CS ≥ VIH(min), tcc = Input signals are changed one time	16	mΑ		
non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), too Input signals are stable	C = ∞	14	mA mA	
Active Standby current	Ісс3Р	CKE ≤ VIL(max), tcc = 15ns		6	mΔ	
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞		6	111/3	
Active standby current in non power-down mode	ІссзN	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = Input signals are changed one time of		30	mA	
(One bank active)	Icc3NS	CKE \geq VIH(min), CLK \leq VIL(max), too Input signals are stable	C = ∞	25	mA	
Operating current		IoL = 0 mA		400	mA	1
(Burst mode)	ICC4	Page burst tccd = 2CLKs	3	160	mA	1
Refresh current	ICC5	trc ≥ trc(min)	CC ≥ tRC(min)		mA	2
Self refresh current	ICC6	CKE < 0.2V		5	mA	3
Con foliosif ourion	1000	ONE 2 0.2 V		2	mA	4


Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. KM48S32230AT-G**
- 4. KM48S32230AT-F**



AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4/0.4	٧
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Version	Unit	Note
Farameter		Syllibol	-A	Unit CLK CLK CLK CLK CLK CLK CLK CL	Note
Row active to row active dela	у	trrd(min)	2	CLK	1
RAS to CAS delay		trcd(min)	3	CLK	1
Row precharge time		trp(min)	3	CLK	1
Pow active time	Row active time		6	CLK	1
Now active time			tras(max) 100		
Row cycle time		trc(min)	9		1
Last data in to row precharge		tRDL(min)	RDL(min) 2		2
Last data in to new col. addre	ss delay	tcdl(min)	DL(min) 1		2
Last data in to burst stop		tBDL(min) 1		CLK	2
Col. address to col. address delay		tccd(min) 1		CLK	3
CAS	CAS late	ncy=3	2	CLK	4
Number of valid output data	-		-		4

- **Notes:** 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 - 2. Minimum delay is required to complete write.
 - 3. All parts allow every cycle column address change.
 - $4. \ \mbox{ln}$ case of row precharge interrupt, auto precharge and read burst stop.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Para	meter	Symbol	-8		Unit	Note
Fala	meter	Symbol	Min	Max	ns ns ns ns ns ns ns ns ns	NOLE
CLK cycle time	CAS latency=3	tcc	7.5	1000	nc	1
CLN Cycle time	-	100	-	1000	115	'
CLK to valid	CAS latency=3	tsac		5.4	ns ns ns ns ns ns ns	1,2
output delay	-	ISAC		-	115	1,2
Output data	CAS latency=3	tон	2.7		ns	2
hold time	-	ton	-			
CLK high pulse w	ridth	tcH	2.5		ns	3
CLK low pulse wi	dth	tCL	2.5		ns	3
Input setup time		tss	1.5		ns	3
Input hold time		tsH	0.8		ns	3
CLK to output in I	_ow-Z	tslz	1		ns	2
CLK to output	CAS latency=3	tshz		5.4	ne	
in Hi-Z	-	ISAZ		-	ns ns ns ns ns ns ns ns	

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA 0,1	A10/AP	A11,A12, A9 ~ A0	Note	
Register	Mode regist	ter set	Н	Х	┙	L	┙	L	Х		OP code		1,2
	Auto refresh		Н	Н	L	L	L	Н	Х		Х		3
Refresh		Entry	11	L	L	L	١	11	^		^		3
Kellesii	Self refresh	Exit	L	Н	L	Н	Η	Н	Х		Х		3
		LXII	_	11	Η	Х	Χ	Х	^		^		3
Bank active & row	addr.		Н	Х	L	L	Н	Н	Х	V	Row a	address	
Read &	Auto precha	arge disable	Н	Х	L	Н	L	Н	Х	V	L	Column address	4
column address	Auto precha	arge enable		^	_	П	_	"	^ V	, v	Н	(A ₀ ~ A ₉)	4,5
Write &	Auto precha	arge disable	Н	Х	L	Н	L	L	Х	V	L	Column address	4
column address	umn address Auto precharge		""	^	_	""	_	-		, v	Н	(A ₀ ~ A ₉)	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank select	tion	- H		X L	_ _	Н	L	Х	V	L	Х	
Frecharge	All banks			^	_	_				Х Н		^	
		Entry	ы	L	Н	Х	Х	Х	Х	X			
Clock suspend or active power down		Lilliy	Н	L	L	V	V	V	^				
		Exit	L	Н	Х	Х	Х	Х	Х				
		Entry	Н	L	Н	Х	Х	Х	х				
Precharge power	down modo	Entry		_	L	Н	Н	Н	^	V			
Precharge power	down mode	Exit	L	Н	Н	Х	Х	Х	х		Х		
EXIT		L	П	L	V	V	V	^					
DQM			Н			Х			V		Х		7
No operation com	mand		Н	Х	Н	Х	Х	Х	х	х			
No operation com	iiiaiiu		П	^	L	Н	Н	Н	^				

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes: 1. OP Code: Operand code

A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)

- 2. MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
 - The automatical precharge without row precharge command is meant by "Auto".
 - Auto/self refresh can be issued only at all banks precharge state.
- 4. BA0 ~ BA1 : Bank select addresses.
 - If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
 - If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If both BAo and BA1 are "High" at read, write, row active and precharge, bank D is selected.
 - If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- During burst read or write with auto precharge, new read/write command can not be issued.Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at the after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

