#### SN54ABT162825, SN74ABT162825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS474C – JUNE 1994 – REVISED MAY 1997

33 🛛 2A7

32 GND

31 2A8

30 2A9

29 20E2

2Y7 24

GND 25

2Y8 26

2Y9 27

20E1

28

<ul> <li>Members of the Texas Instruments Widebus™ Family</li> </ul>	SN54ABT162825 WD PACKAGE SN74ABT162825 DL PACKAGE (TOP VIEW)
<ul> <li>Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required</li> </ul>	10E1 1 56 10E2 1Y1 2 55 1A1
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design</li></ul>	1Y2 [ 3 54 ] 1A2
Significantly Reduces Power Dissipation	GND [ 4 53 ] GND
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt; 1 V</li></ul>	1Y3 [ 5 52 ] 1A3
at V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	1Y4 [ 6 51 ] 1A4
<ul> <li>High-Impedance State During Power Up</li></ul>	V <sub>CC</sub> [ 7 50 ] V <sub>CC</sub>
and Power Down	1Y5 [ 8 49 ] 1A5
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	1Y6 9 48 1A6 1Y7 10 47 1A7 GND 11 46 GND
<ul> <li>Flow-Through Architecture Optimizes PCB</li></ul>	1Y8 [ 12 45 ] 1A8
Layout	1Y9 [ 13 44 ] 1A9
<ul> <li>Package Options Include Plastic 300-mil</li></ul>	GND [ 14 43 ] GND
Shrink Small-Outline (DL) Package and	GND [ 15 42 ] GND
380-mil Fine-Pitch Ceramic Flat (WD)	2Y1 [ 16 41 ] 2A1
Package Using 25-mil Center-to-Center	2Y2 [ 17 40 ] 2A2
Spacings description	GND [ 18 39 ] GND 2Y3 [ 19 38 ] 2A3
The 'ABT162825 are 18-bit buffers and line	2Y4 [ 20 37 ] 2A4 2Y5 [ 21 36 ] 2A5 V <sub>CC</sub> [ 22 35 ] V <sub>CC</sub>
drivers designed specifically to improve both the performance and density of 3-state memory	2Y6 [ 23 34 ] 2A6

arivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices provide true data, and can be used as two 9-bit buffers or one 18-bit buffer.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable  $(\overline{OE1} \text{ or } \overline{OE2})$  input is high, all nine affected outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent  $25-\Omega$  series resistors to reduce overshoot and undershoot.

When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162825 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT162825 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

SCBS474C - JUNE 1994 - REVISED MAY 1997

### FUNCTION TABLE


	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
Н	Х	Х	Z
Х	Н	Х	Z


### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)







**To Eight Other Channels** 



SCBS474C - JUNE 1994 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (see Note 1) Voltage range applied to any output in the high or power-off state, $V_O$ Current into any output in the low state, $I_O$ Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current low ( $V_I < 0$ )	0.5 V to 7 V 0.5 V to 5.5 V 
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DL package Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

#### recommended operating conditions (see Note 3)

		SN54ABT	162825	SN74ABT162825		UNIT	
		MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	2	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	<u>v</u> cc	0	VCC	V	
ЮН	High-level output current	~	-12		-12	mA	
IOL	Low-level output current	2 CO	12		12	mA	
Δt/Δv	Input transition rise or fall rate	Control inputs	20	9		9	ns/V
ΔυΔν	Data inputs		40	10		10	115/ V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



SCBS474C - JUNE 1994 - REVISED MAY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	T <sub>A</sub> = 25°C			162825	SN74ABT162825		UNIT	
				MIN TYP <sup>†</sup>		MAX	MIN	MAX	MIN	MAX	UNII	
		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	2.5			2.5		2.5			
VOH		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -1 mA	3			3		3	3		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	2.4			2.4		2.4		V	
		VCC = 4.5 V	$I_{OH} = -12 \text{ mA}$	2			2		2			
Ve			I <sub>OL</sub> = 8 mA		0.4	0.8		0.8		0.65	v	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA							0.8		
V <sub>hys</sub>					100						mV	
II		$V_{CC} = 0$ to 5.5 V, $V_I = V_{CC}$ or GND				±1		±1		±1	μA	
IOZPU <sup>‡</sup>	ZPU <sup>‡</sup> $V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{\text{OE}} = X$		, V, <del>OE</del> = X			±50		±50		±50	μA	
Iozpd‡		$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V, \overline{OE} = X$				±50	±50			±50	μA	
IOZH§		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \text{ OE} \ge 2 \text{ V}$				10	10			10	μA	
I <sub>OZL</sub> §	ZL§ $V_{CC} = 2.1 V \text{ to 5.}$ $V_{O} = 0.5 V, \overline{OE} \ge$		.5 V, 2 V			-10	DUC;	-10		-10	μA	
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100	2			±100	μA	
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50	~	50		50	μA	
IO¶	-	1	V <sub>O</sub> = 2.5 V	-25	-75	-100	-25	-100	-25	-100	mA	
-	Outputs high					2		2		2		
1	Outputs low	$V_{CC} = 5.5 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$				32		32		32	0	
ICC	Outputs disabled					2		2		2	mA	
	Data inputs	One input	$V_{CC} = 5.5 V,$ One input at	Outputs enabled			1		1.5		1	
∆I <sub>CC</sub> #		Oata inputs3.4 V,Other inputs atV <sub>CC</sub> or GND	Outputs disabled			0.05		1		0.05	mA	
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5		
Ci	i V <sub>I</sub> = 2.5 V or 0.5 V			3.5						pF		
Co		V <sub>O</sub> = 2.5 V or 0.5 V			8						pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> This parameter is characterized, but not production tested.

 $\ensuremath{\S}$  The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.




SCBS474C - JUNE 1994 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT) (1	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT162825		SN74ABT162825		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A	4	V	1	2.1	3.6	1	4.1	1	3.9	ns
<sup>t</sup> PHL		Т	1.1	2.8	4.2	1.1	5	1.1	4.7	115	
<sup>t</sup> PZH	OE		V	1.5	3.4	6.3	1.5	7.2	1.5	6.9	20
<sup>t</sup> PZL		T	1.6	3.5	7.3	1.6	6.6	1.6	6.3	ns	
<sup>t</sup> PHZ	OE		2.1	4.1	6.5	2.1	6.8	2.1	6.6		
<sup>t</sup> PLZ		ſ	1.5	3.5	5.9	<b>2</b> 1.5	7.3	1.5	6.3	ns	



SCBS474C - JUNE 1994 - REVISED MAY 1997



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated