- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

description


The 'AC14 devices contain six independent inverters. The devices perform the Boolean function $Y = \overline{A}$.

The SN54AC14 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AC14 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

SN54AC14 ... J OR W PACKAGE SN74AC14 ... D, DB, N, OR PW PACKAGE (TOP VIEW)




SN54AC14 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, or W packages.

logic diagram, each inverter (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.



SCAS522D - AUGUST 1995 - REVISED FEBRUARY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		$\dots \dots -0.5 V$ to 7 V
Input voltage range, V _I (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	$\dots \dots \pm 20 \text{ mA}$
Continuous output current, I_O ($V_O = 0$ to V_{CC})	·	$\dots \dots \pm 50 \text{ mA}$
Continuous current through V _{CC} or GND		± 200 mA
Package thermal impedance, θ _{JA} (see Note 2):	: D package	127°C/W
•	DB package	158°C/W
	N package	78°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero

recommended operating conditions (see Note 3)

			SN54A			SN74AC14	
			MIN	MAX	MIN	MAX	UNIT
VCC	V _{CC} Supply voltage				2	6	V
٧ _I	Input voltage		0	Vcc	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	V
	High-level output current	V _{CC} = 3 V		-12		-12	mA
IOH		V _{CC} = 4.5 V		-24		-24	
1		V _{CC} = 5.5 V		-24		-24	
		V _{CC} = 3 V		12		12	
lOL	Low-level output current $ \begin{array}{c} V_{CC} = 4.5 \ V \\ V_{CC} = 5.5 \ V \end{array} $	V _{CC} = 4.5 V		24		24	mA
			24		24		
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS522D - AUGUST 1995 - REVISED FEBRUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	AMETER TEST CONDITIONS VCC TA = 25°C		;	SN54	AC14	SN74	AC14	UNIT		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _{T+}		3 V	0.8	1.8	2.2	0.8	2.2	0.8	2.2	
Positive-going		4.5 V	1.5	2.6	3.2	1.5	3.2	1.5	3.2	V
threshold		5.5 V	1.6	3.2	3.9	1.6	3.9	1.6	3.9	
V _T _		3 V	0.5	0.8	1	0.5	1	0.5	1	
Negative-going		4.5 V	0.9	1.4	1.8	0.9	1.8	0.9	1.8	V
threshold		5.5 V	1.1	1.8	2.3	1.1	2.3	1.1	2.3	
ΔVΤ		3 V	0.3	1	1.2	0.3	1.2	0.3	1.2	
Hysteresis		4.5 V	0.4	1.2	1.4	0.4	1.4	0.4	1.4	V
$(V_{T+} - V_{T-})$		5.5 V	0.5	1.4	1.6	0.5	1.6	0.5	1.6	
		3 V	2.9			2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
.,	I _{OH} = - 12 mA	3 V	2.56			2.4		2.48		
VOH	I _{OH} = -24 mA	4.5 V	3.86			3.7		3.8		
		5.5 V	4.86			4.7		4.8		
	I _{OH} = - 50 mA [†]	5.5 V				3.85				
	I _{OH} = - 75 mA [†]	5.5 V						3.85		
		3 V		0.002	0.1		0.1		0.1	
	I _{OL} = 50 μA	4.5 V		0.001	0.1		0.1		0.1	
		5.5 V		0.001	0.1		0.1		0.1	
	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
VOL		4.5 V			0.36		0.5		0.44	V
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	1
	I _{OL} = 50 mA [†]	5.5 V					1.65			
	I _{OL} = 75 mA [†]	5.5 V							1.65	
l _l	V _I = V _{CC} or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		40		20	μΑ
C _i	VI = V _{CC} or GND	5 V		4.5						pF

 $^{^{\}dagger}$ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $\,\pm\,$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т,	_Δ = 25°C	;	SN54/	AC14	SN74	AC14	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	Δ.	Y	1.5	6	13.5	1	16	1.5	15	no
tPHL	^		1.5	6	11.5	1	14	1.5	13	ns



SCAS522D - AUGUST 1995 - REVISED FEBRUARY 1998


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	SN54/	AC14	SN74/	AC14	UNIT
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	٨	V	1.5	5	10	1.5	12	1.5	11	no
^t PHL	A	1	1.5	5	8.5	1.5	10	1.5	9.5	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 1 \text{ MHz}$	25	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated