SN74ALVCH162832 **1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER** WITH 3-STATE OUTPUTS

SCAS588F - MAY 1997 - REVISED JUNE 1999

● Member of the Texas Instruments Widebus™ Family			ACKAG VIEW)	
 EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process 	4Y1 [3Y1 [] 1Y2] 2Y2
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required 	GND 2Y1 1Y1	3 4	62 61] 212] GND] 3Y2] 4Y2
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	V _{CC} A1 GND	6 7	59 58] 412] V _{CC}] 1Y3] 2Y3
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	A2 [GND [9	56] GND] 3Y3
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A3 [V _{CC} [NC [12	53] 4Y3] GND] V _{CC}
 Packaged in Thin Shrink Small-Outline Package NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR. 	GND [CLK [OE1 [OE2 [15 16	50 49] GND] 1Y4] 2Y4] 3Y4
description	SEL [GND [19	46] 4Y4] GND
This 1-bit to 4-bit address register/driver is designed for 1.65-V to 3.6-V V _{CC} operation.	A4 A5 V _{CC}	21	44] 1Y5] 2Y5] V _{CC}
This device is ideal for use in applications in which a single address bus is driving four separate	GND [A6 [23 24	42 41] 3Y5] 4Y5
memory locations. The SN74ALVCH162832 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.	GND [A7 [26	39] GND] GND
When $\overline{\text{SEL}}$ is a logic high, the device is in the buffer mode. The outputs follow the inputs and are	V _{CC} [4Y7 [3Y7 [28 29	37 36] V _{CC}] 1Y6] 2Y6
controlled by the two output-enable $\overline{(OE)}$ inputs. Each \overline{OE} controls two groups of seven outputs.	GND [2Y7 [1] GND] 3Y6

NC - No internal connection

33

4Y6

32

When OE is a logic low, the outputs are in a normal logic state (high or low logic level). When OE is a logic high, the outputs are in the high-impedance state.

Neither SEL nor OE affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

When SEL is a logic low, the device is in the register mode. The register is an edge-triggered

D-type flip-flop. On the positive transition of the clock (CLK) input, data at the A inputs is stored in the internal registers. OE controls operate the

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

same as in the buffer mode.



Copyright © 1999, Texas Instruments Incorporated

description (continued)


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162832 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE									
	INPUTS									
OE	SEL	CLK	Α	Y						
Н	Х	Х	Х	Z						
L	Н	Х	L	L						
L	Н	Х	Н	н						
L	L	\uparrow	L	L						
L	L	\uparrow	Н	н						

logic diagram (positive logic)



To Six Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O Continuous current through each V_{CC} or GND Package thermal impedance, θ_{IA} (see Note 3)	-0.5 V to 4.6 V -0.5 V to V _{CC} + 0.5 V -50 mA -50 mA ±50 mA ±100 mA
Package thermal impedance, θ_{JA} (see Note 3) Storage temperature range, T_{stg}	106°C/W

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
\vee_{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V	0.7		V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	V _{CC}	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-2		
1		V _{CC} = 2.3 V		-6	mA	
ЮН	High-level output current	V _{CC} = 2.7 V		-8		
		V _{CC} = 3 V		-12		
		V _{CC} = 1.65 V		2		
1		V _{CC} = 2.3 V	6	6	~ ^	
IOL	Low-level output current	V _{CC} = 2.7 V		8	mA	
		V _{CC} = 3 V		12		
Δt/Δv	Input transition rise or fall rate			10	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH162832 **1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER** WITH 3-STATE OUTPUTS

SCAS588F - MAY 1997 - REVISED JUNE 1999

PAR	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.	.2			
V _{OH}	I _{OH} = -2 mA	1.65 V	1.2					
	I _{OH} = -4 mA	2.3 V	1.9					
		2.3 V	1.7			V		
		I _{OH} = -6 mA	3 V	2.4				
		I _{OH} = -8 mA	2.7 V	2				
		I _{OH} = -12 mA	3 V	2				
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
		I _{OL} = 2 mA	1.65 V			0.45		
		$I_{OL} = 4 \text{ mA}$	2.3 V			0.4		
VOL			2.3 V			0.55	V	
	I _{OL} = 6 mA	3 V			0.55			
	I _{OL} = 8 mA	2.7 V			0.6			
		I _{OL} = 12 mA	3 V			0.8		
lj		$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ	
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V	1.65 V	-25				
		$V_{I} = 0.7 V$	2.3 V	45				
ll(hold)		V _I = 1.7 V 2.3 V -4					μA	
		V _I = 0.8 V	3 V	75				
		V ₁ = 2 V	3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
IOZ		$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
ICC		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μΑ	
∆ICC		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} σ	or GND 3 V to 3.6 V			750	μΑ	
<u></u>	Control inputs		3.3 V		4.5		5	
Ci	Data inputs	$V_I = V_{CC}$ or GND	3.3 V		5		pF	
Co	Outputs	$V_{O} = V_{CC}$ or GND	3.3 V		7.5		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡]This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			1.8 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		§		150		150		150	MHz
tw	Pulse duration, CLK high or low	§		3.3		3.3		3.3		ns
t _{su}	Setup time, A data before CLK [↑]	§		2		2		1.6		ns
th	Hold time, A data after CLK↑	§		0.7		0.5		1.1		ns

§ This information was not available at the time of publication.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001-01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		150		150		150		MHz
	A			†	1.1	4.7		4.8	1.5	4.3	
^t pd	CLK	Y		†	1	5.3		5.3	1.4	4.7	ns
	SEL			†	1.1	6		6.2	1.5	4.8	
ten	OE	Y		†	1	5.9		5.9	1.1	5.1	ns
^t dis	OE	Y		†	1.4	6.3		5.4	1.6	5.1	ns


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
	Power dissipation	All outputs enabled	C _I = 0. f = 10 MHz	†	119	132	ρF
Cpd	capacitance	All outputs disabled	$C_L = 0$, $f = 10 \text{ MHz}$	†	22	25	рг

[†] This information was not available at the time of publication.






- NOTES: A. C₁ includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E.
 - tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms






- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

 - E. tPLZ and tPHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpl H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms






PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated