- **Available in the Texas Instruments NanoStar™ and NanoFree™ Packages**
- **Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation**
- **I_{off} Supports Partial-Power-Down Mode Operation**
- **Sub 1-V Operable**
- **Max t_{pd} of 1.7 ns at 1.8 V**
- **Low Power Consumption, 10-µA Max I_{CC}**
- **±8-mA Output Drive at 1.8 V**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**
- **ESD Protection Exceeds JESD 22**
  - **2000-V Human-Body Model (A114-A)**
  - **200-V Machine Model (A115-A)**
  - **1000-V Charged-Device Model (C101)**

DCT OR DCU PACKAGE
(TOP VIEW)

```
        _____
1A  [ 1 |   U   | 8 ] V_CC
1B  [ 2 |       | 7 ] 1Y
2Y  [ 3 |       | 6 ] 2B
GND [ 4 |_____| 5 ] 2A
```

YEP OR YZP PACKAGE
(BOTTOM VIEW)

```
GND  O 4   5 O  2A
2Y   O 3   6 O  2B
1B   O 2   7 O  1Y
1A   O 1   8 O  V_CC
```

description/ordering information

This dual 2-input exclusive-OR gate is operational at 0.8-V to 2.7-V V_{CC}, but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC2G86 performs the Boolean function $Y = A \oplus B$ or $Y = \overline{A}B + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If the input is low, the other input is reproduced in true form at the output. If the input is high, the signal on the other input is reproduced inverted at the output.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
−40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AUC2G86YEPR	_ _ _UH_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74AUC2G86YZPR	
	SSOP – DCT	Tape and reel	SN74AUC2G86DCTR	U86_ _ _
	VSSOP – DCU	Tape and reel	SN74AUC2G86DCUR	U86_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

‡ DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.
DCU: The actual top-side marking has one additional character that designates the assembly/test site.
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

Copyright © 2003, Texas Instruments Incorporated

TEXAS INSTRUMENTS

description/ordering information (continued)

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

## exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE OR

These are five equivalent exclusive-OR symbols valid for an SN74AUC2G86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT

The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY ELEMENT

The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT

The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} .... –0.5 V to 3.6 V

Input voltage range, V_I (see Note 1) .... –0.5 V to 3.6 V

Voltage range applied to any output in the high-impedance or power-off state, V_O
  (see Note 1) .... –0.5 V to 3.6 V

Output voltage range, V_O (see Note 1) .... –0.5 V to V_{CC} + 0.5 V

Input clamp current, I_{IK} (V_I < 0) .... –50 mA

Output clamp current, I_{OK} (V_O < 0) .... –50 mA

Continuous output current, I_O .... ±20 mA

Continuous current through V_{CC} or GND .... ±100 mA

Package thermal impedance, θ_{JA} (see Note 2): DCT package .... 220°C/W
                                                 DCU package .... 227°C/W
                                                 YEP/YZP package .... 102°C/W

Storage temperature range, T_{stg} .... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1.   The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
         2.   The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	2.7	V
V_{IH}	High-level input voltage	V_{CC} = 0.8 V	V_{CC}		V
		V_{CC} = 1.1 V to 1.95 V	$0.65 \times V_{CC}$		
		V_{CC} = 2.3 V to 2.7 V	1.7		
V_{IL}	Low-level input voltage	V_{CC} = 0.8 V		0	V
		V_{CC} = 1.1 V to 1.95 V		$0.35 \times V_{CC}$	
		V_{CC} = 2.3 V to 2.7 V		0.7	
V_I	Input voltage		0	3.6	V
V_O	Output voltage		0	V_{CC}	V
I_{OH}	High-level output current	V_{CC} = 0.8 V		–0.7	mA
		V_{CC} = 1.1 V		–3	
		V_{CC} = 1.4 V		–5	
		V_{CC} = 1.65 V		–8	
		V_{CC} = 2.3 V		–9	
I_{OL}	Low-level output current	V_{CC} = 0.8 V		0.7	mA
		V_{CC} = 1.1 V		3	
		V_{CC} = 1.4 V		5	
		V_{CC} = 1.65 V		8	
		V_{CC} = 2.3 V		9	
$\Delta t/\Delta v$	Input transition rise or fall rate			20	ns/V
T_A	Operating free-air temperature		–40	85	°C

NOTE 3:   All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V_{CC}	MIN	TYP†	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu A$		0.8 V to 2.7 V	V_{CC}–0.1			V
		$I_{OH} = -0.7\ mA$		0.8 V		0.55		
		$I_{OH} = -3\ mA$		1.1 V	0.8			
		$I_{OH} = -5\ mA$		1.4 V	1			
		$I_{OH} = -8\ mA$		1.65 V	1.2			
		$I_{OH} = -9\ mA$		2.3 V	1.8			
V_{OL}		$I_{OL} = 100\ \mu A$		0.8 V to 2.7 V			0.2	V
		$I_{OL} = 0.7\ mA$		0.8 V			0.25	
		$I_{OL} = 3\ mA$		1.1 V			0.3	
		$I_{OL} = 5\ mA$		1.4 V			0.4	
		$I_{OL} = 8\ mA$		1.65 V			0.45	
		$I_{OL} = 9\ mA$		2.3 V			0.6	
I_I	A or B inputs	$V_I = V_{CC}$ or GND		0 to 2.7 V			±5	μA
I_{off}		V_I or $V_O = 2.7$ V		0			±10	μA
I_{CC}		$V_I = V_{CC}$ or GND,	$I_O = 0$	0.8 V to 2.7 V			10	μA
C_i		$V_I = V_{CC}$ or GND		2.5 V		2.5		pF

† All typical values are at $T_A = 25°C$.

switching characteristics over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 0.8 V	V_{CC} = 1.2 V ± 0.1 V		V_{CC} = 1.5 V ± 0.1 V		V_{CC} = 1.8 V ± 0.15 V			V_{CC} = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t_{pd}	A or B	Y	5.3	0.8	3.8	0.5	2.6	0.4	1	1.7	0.3	1.3	ns

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 1.8 V ± 0.15 V			V_{CC} = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t_{pd}	A or B	Y	0.8	1.5	2.6	0.7	2	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V_{CC} = 0.8 V	V_{CC} = 1.2 V	V_{CC} = 1.5 V	V_{CC} = 1.8 V	V_{CC} = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C_{pd}	Power dissipation capacitance	f = 10 MHz	15	15	16	19	27	pF

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

V_{CC}	C_L	R_L	V_Δ
0.8 V	15 pF	2 kΩ	0.1 V
1.2 V ± 0.1 V	15 pF	2 kΩ	0.1 V
1.5 V ± 0.1 V	15 pF	2 kΩ	0.1 V
1.8 V ± 0.15 V	15 pF	2 kΩ	0.15 V
2.5 V ± 0.2 V	15 pF	2 kΩ	0.15 V
1.8 V ± 0.15 V	30 pF	1 kΩ	0.15 V
2.5 V ± 0.2 V	30 pF	500 Ω	0.15 V

VOLTAGE WAVEFORMS
PULSE DURATION

VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
**LOW- AND HIGH-LEVEL ENABLING**

NOTES: A. C_L includes probe and jig capacitance.
      B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
        Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
      C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, slew rate ≥ 1 V/ns.
      D. The outputs are measured one at a time with one transition per measurement.
      E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
      F. t_{PZL} and t_{PZH} are the same as t_{en}.
      G. t_{PLH} and t_{PHL} are the same as t_{pd}.
      H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

DCT (R-PDSO-G8)   **PLASTIC SMALL-OUTLINE PACKAGE**

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion
D. Falls within JEDEC MO-187 variation DA.

1

DCU (R−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE (DIE DOWN)

0,50

0,25
0,17

⊕ 0,08 Ⓜ

8

5

2,40
2,20

3,20
3,00

PIN 1
INDEX AREA

1

4

2,10
1,90

0,13 NOM

Gage Plane

0°−6°

0,12

0,35
0,20

0,90 MAX

0,10
0,00

Seating Plane

◁ 0,10

4200503/E 05/03

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion.
         D.   Falls within JEDEC MO−187 variation CA.

YZP (R−XBGA−N8)   DIE−SIZE BALL GRID ARRAY

0,95 / 0,85

B

A

1,95 / 1,85

Pin A1 Index Area

0,50

0,25

D

C

B

A

1   2

1,50

0,25

0,50

8X ⌀ 0,25 / 0,20

⊕ | ⌀ 0,05 Ⓜ | C | A | B
  | ⌀ 0,05 Ⓜ | C

0,50 Max

0,20 / 0,15

⌢ 0,05 C

Seating Plane

C

4204741−4/A 10/2002

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. NanoFree™ package configuration.
        D. This package is lead−free. Refer to the 8 YEP package (drawing 4204725) for tin−lead (SnPb).

NanoFree is a trademark of Texas Instruments.

TEXAS
INSTRUMENTS
www.ti.com

YEP (R−XBGA−N8)   DIE−SIZE BALL GRID ARRAY

0,95 / 0,85

1,95 / 1,85

Pin A1 Index Area

0,50

0,25

1,50

0,25

0,50

8X ∅ 0,25 / 0,20

| ⊕ | ∅ 0,05 Ⓜ | C | A | B |
| | ∅ 0,05 Ⓜ | C | | |

0,50 Max

⌒ 0,05 C

Seating Plane

0,20 / 0,15

C

4204725−4/A 10/2002

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. NanoStar™ package configuration.
        D. This package is tin−lead (SnPb). Refer to the 8 YZP package (drawing 4204741) for lead−free.

NanoStar is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		**Applications**	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated