SCAS692C - APRIL 2003 - REVISED OCTOBER 2003

- Controlled Baseline

   One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down To 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

<sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### description/ordering information

The SN74LVTH16244A is a 16-bit buffer and line driver designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. This device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

1

Latch-Up	Performance	Exceeds	500 mA	Per
JESD 17				

- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

DGG OR DL PACKAGE (TOP VIEW)				
		-	20E 1A1 1A2 GND 1A3 1A4 Vcc 2A1 2A2 GND 2A3 2A4 3A1 3A2 3A4 3A4 3A4 Vcc 4A1 4A2 GND 4A3 4A4	
4 <del>0E</del> L	24	25	3 3 OE	

SCAS692C - APRIL 2003 - REVISED OCTOBER 2003

### description/ordering information (continued)

When V<sub>CC</sub> is between 0 and 1.5-V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SSOP – DL	Tape and reel	CLVTH16244AQDLREP	LH16244AEP
-40 C 10 125 C	TSSOP – DGG	Tape and reel	CLVTH16244AQDGGREP	LH16244AEP

### **ORDERING INFORMATION**

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE
(each 4-bit buffer)
1


INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Х	Z





# SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS692C - APRIL 2003 - REVISED OCTOBER 2003

### logic diagram (positive logic)











SCAS692C - APRIL 2003 - REVISED OCTOBER 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –0.5 V to 4.6 V Input voltage range, V <sub>I</sub> (see Note 1)–0.5 V to 7 V	
Voltage range applied to any output in the high-impedance	
or power-off state, $V_O$ (see Note 1)0.5 V to 7 V	/
Voltage range applied to any output in the high state, $V_{O}$ (see Note 1)0.5 V to $V_{CC}$ + 0.5 V	/
Current into any output in the low state, I <sub>O</sub>	1
Current into any output in the high state, I <sub>O</sub> (see Note 2)	1
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI	Input voltage			5.5	V
IOH	High-level output current			-24	mA
IOL	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		μs/V
т <sub>А</sub>	Operating free-air temperature		-40	125	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS692C - APRIL 2003 - REVISED OCTOBER 2003

PARAMETER		TEST CONDITIC	DNS	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 2.7 V,	lj = -18 mA			-1.2	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0	.2		V	
∨он		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4				
		$V_{CC} = 3 V$	I <sub>OH</sub> = -24 mA	2				
			I <sub>OL</sub> = 100 μA			0.2		
VOL		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 16 mA			0.4		
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			50		
т.	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1	μA 1	
lj –	Detainente		$V_{I} = V_{CC}$			1		
	Data inputs	$V_{CC} = 3.6 V$	$V_{I} = 0$			-5		
ha is	Doto inputo		V <sub>I</sub> = 0.8 V	75			^	
ll(hold)	Data inputs	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			μA	
IOZH		V <sub>CC</sub> = 3.6 V,	$V_{O} = 3 V$			5	μΑ	
I <sub>OZL</sub>		V <sub>CC</sub> = 3.6 V,	$V_{O} = 0.5 V$			-5	μΑ	
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $\overline{OE} = dc$	on't care			±100	μA	
IOZPD		$V_{CC}$ = 1.5 V to 0, $V_O$ = 0.5 V to 3 V, $\overline{OE}$ = de	on't care			±100	μA	
ICC			Outputs high			0.19		
		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low			5	mA	
			Outputs disabled			0.19	1	
$\Delta I_{CC}^{\ddagger}$	$\Delta I_{CC}^{\ddagger}$ V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		V, Other inputs at V <sub>CC</sub> or GND			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4		pF	
Co		$V_{O} = 3 V \text{ or } 0$			9		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

switching characteristics over recommended	operating free-air	temperature	range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Figure 1)			

PARAMETER	FROM	то (OUTPUT) -		3.3 V 3 V	V <sub>CC</sub> =	2.7 V	UNIT
	(INPUT) (OUTPUT)	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH		Y	1.1	4.4		4.6	
<sup>t</sup> PHL	A	Y	1.1	3.6		3.9	ns
<sup>t</sup> PZH	ŌĒ	Y	1.1	4.6		5.4	
<sup>t</sup> PZL		Ŷ	1.1	5.4		6.2	ns
<sup>t</sup> PHZ	ŌĒ	~	1.6	5.7		6.2	20
t <sub>PLZ</sub>	JE	Ĩ	1.2	5		4.7	ns



SCAS692C - APRIL 2003 - REVISED OCTOBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns. t<sub>f</sub> ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated