

New Product

Vishay Siliconix

High-Speed, Low r_{ON}, SPDT Analog Switch (2:1 Multiplexer)

FEATURES



Product Is Completely Pb-free

- Operates From Single 2 ~ 5.5 V
- SC70-6 Package
- 5- Ω Switch Connection Between Ports
- Minimal Propagation Delay
- TTL Compatible Input Level
- RoHS Compliant

APPLICATIONS

- Cellular Phones
- PDAs
- GPS
- MP3
- Data Acquisition

DESCRIPTION


The DG2307 is a single-pole-double-throw switch/2:1 mux designed for 2- to 5.5-V applications. Using Vishay Siliconix proprietary sub-micro CMOS process, the DG2307 achieves low on-resistance, low power consumption. It is 1.6-V TTL logic compatible across the operation voltage range. With its low $r_{\rm ON}$ and low parasitic capacitance character, it is ideal for clock signal and high speed data stream switching. It has low insertion lost and negligible propagation delay.

The DG2307 can handle both analog and digital signals and

permits signals to be transmitted in either direction. When Bn pin is at off status, the path will have a high impedance with respect to the output. Break before make is guaranteed.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead (Pb)-free device terminations. For analog switching products manufactured with 100% matte tin device terminations, the lead (Pb)-free "—E3" suffix is being used as a designator.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: G1

TRUTH TABLE				
Logic Input (S)	Function			
0	B ₀ Connected to A			
1	B ₁ Connected to A			

ORDERING INFORMATION						
Temp Range Package Part Number						
-40 to 85°C	SC70-6	DG2307DL-T1—E3				

Vishay Siliconix

New Product



ABSOLUTE MAXIMUM RATINGS

Reference to GND	
V+	0.3 to +6 V
S, A, B ^a	0.3 to (V+ + 0.3 V)
Continuous Current (Any terminal)	±50 mA
Peak Current	± 200 mA
(Pulsed at 1 ms, 10% duty cycle)	
Storage Temperature (D Suffix)	65 to 150°C

Power Dissipation (Packages) ^b	
6-Pin SC70 ^c	250 mW

Notes:

- Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

 All leads welded or soldered to PC Board.
- Derate 3.1 mW/°C above 70°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SPECIFICATIONS								
		Test Conditions Otherwise Unless Specified			Limits -40 to 85°C			
Parameter	Symbol	$V+ = 3.0 \text{ V}, V_S = 0.25 \text{ V to } 0.7 V+^e$		Temp ^a	Minb	Турс	Max ^b	Unit
DC Characteristics								
High Level Input Voltage	V _{SH}		V+ = 2.3 to 5.5 V	Full	0.7 V+			
Low Level Input Voltage	V _{SL}		V+ = 2.3 to 5.5 V	Full			0.3 V+	٧
			VBN = 0 V, I _A = -30 mA	Full		4	6	-
0.0.11		V+ = 4.5 V	VBN = 2.3 V, I _A = -30 mA	Full		9	12	
On Resistance	R _{ON}		VBN = 0 V, I _A = -24 mA	Full		6	9	
	V+ = 3.0 V	VBN = 1.5 V, I _A = -24 mA	Full		13.5	20	Ω	
On Resistance Matching		$V+ = 4.5 \text{ V}, V_{BN} = 0 \text{ V}, I_{A} = -30 \text{ mA}$ $V+ = 3.0 \text{ V}, V_{BN} = 0 \text{ V}, I_{A} = -24 \text{ mA}$		Room		0.32		
Between Channels	ΔR_{ON}			Room		0.31		
Innut Lookago Current				Room	-0.1		0.1	
Input Leakage Current	Is	V	$+ = 5.5 \text{ V}, \text{ V}_{A} = 5.5 \text{ V}$	Full	-1.0		-1.0	
Off Stone Switch Lookens		V+ = 5.5 V, V _A /V _B = 0 V/5.5 V		Room	-0.1		0.1	١ .
Off Stage Switch Leakage	I _{BN(off)}			Full	-1.0		-1.0	μΑ
0.01.0.31.1		V+ = 5.5 V, V _A /V _B = 0 V/5.5 V		Room	-0.1		0.1	
On State Switch Leakage	I _{BN(on)}			Full	-1.0		-1.0	
Power Supply	•			•	•		•	•
Power Supply Range	V+			Full	2		5.5	
Outanant Cumbs Cumt	1.	V+ = 5.5 V, V _A = V _B = V+ or GND		Room			1	
Quiescent Supply Current	I+			Full			10	μΑ



New Product

Vishay Siliconix

SPECIFICATIONS								
		Test Conditions Otherwise Unless Specified				Limits -40 to 85°C	;	
Parameter	Symbol	$V+ = 3.0 V, V_{S} = 0.25$	Tempa	Minb	Турс	Max ^b	Unit	
AC Electrical Characte	eristice						1	Į.
		V _A = 0 V	V+ =2.3 to 2.7 V	Full		1.2		
Prop Delay Time ^f	t _{PHL} /t _{PLH}		V+ =3.0 to 3.6 V	Full		0.8		
			V+ =4.5 to 5.5 V	Full		0.3		1
				Room		5.9		
			V+ =2.3 to 2.7 V	Full		6.2		
		$V_{LOAD} = 2 \times V + \text{ for } t_{PZL}$		Room		4.1		
Output Enable Time ^f	t _{PZL} /t _{PZH}	$V_{LOAD} = 0 \text{ V for } t_{PZH}$	V+ =3.0 to 3.6 V	Full		4.5		ns
				Room		2.6		
			V+ =4.5 to 5.5 V	Full		2.9		
				Room		5.9		
		$t_{PLZ}/t_{PHZ} = \begin{array}{c} V_{+} = 2.3 \text{ to } 2.7 \text{ V} \\ V_{LOAD} = 2 \text{ x V+ for } t_{PLZ} \\ V_{LOAD} = 0 \text{ V for } t_{PHZ} \\ \end{array}$ $V_{+} = 3.0 \text{ to } 3.6 \text{ V} \\ V_{+} = 4.5 \text{ to } 5.5 \text{ V}$	V+ =2.3 to 2.7 V	Full		6.2		
			V+ =3.0 to 3.6 V	Room		4.1		
Output Disable Time ^f	t _{PLZ} /t _{PHZ}			Full		4.5		
				Room		2.6		
			Full		2.9			
		V+ =2.3 to 2.7 V		Full	0.5			
Break-Before-Make Timed	t _{BBM}	V+ =3.0 to 3.65 V		Full	0.5			
	-DDIVI	V+ =4.5 to 5.	Full	0.5				
		C _L = 0.1 nF, V _{GEN} = 0 V	V+ = 5 V	Room		7		
harge Injection ^d	Q	$R_{GEN} = 0.7$ $R_{GEN} = 0.0$	V+ = 3.3 V	Room		3		рC
Analog Switch Charac	eteristics							
Off Isolation ^d	OIRR			Room		-57.6		
Crosstalk ^d	X _{TALK}	$V+ = 5 V, R_L = 50 \Omega$	V+ = 5 V, R_L = 50 Ω , f = 10 MHz			-58.7		dB
-3-db Bandwidth ^d	BW	R _I = 50 Ω		Room		250		MHz
	DVV	H[= 50 2		HOUIII		230		IVII IZ
Capacitance				,				
Control Pin Capacitanced	C _{IN}	V+ = 0 V	<u>, </u>	Room		4.9		pF
B Port Off Capacitanced	C _{IO-B}			Room		6.5		ρr
A Port Capacitance When Switch Enable ^d	C _{IO-A(on)}	V+ = 5 V		Room		18.5		

Notes:

- Room = 25°C, Full = as determined by the operating suffix.

 The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- Guarantee by design, nor subjected to production test. V_{IN} = input voltage to perform proper function.
- Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.



LOGIC DIAGRAM (POSITIVE LOGIC)






Figure 1.


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)







AC LOADING AND WAVEFORMS



TEST	sw
t _{PLH} /t _{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LD}
t _{PHZ} /t _{PZH}	GND

Enable and Disable Time—Low- and High-Level Enabling

Figure 2. AC Test Circuit

New Product




Figure 3. AC Waveforms

Notes:

- C_L includes probe and jig capacitance. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- Wavefull Z is to fail output with internal containing star into the output is high except when disabled by the All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$. The outputs are measured one at a time with one transition per measurement. d. e.


Propagation Delay Times

- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{dis}.
- g. h. t_{PLH} and t_{PHL} are the same as t_{dis} . $V_{LD} = 2 V + ...$

New Product



TEST CIRCUITS



C_L (includes fixture and stray capacitance)

Figure 4. Break-Before-Make Interval




Figure 5. Charge Injection




Figure 6. Off-Isolation

Figure 7. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73361.

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05