

© 1995 National Semiconductor Corporation TL/H/11134

RRD-B30M75/Printed in U. S. A.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Differential Input Voltage \pm Supply Volt)age

16V
(Note 10)
(Note 2)
sec.) 260°C
-65°C to +150°C
(Note 3)
(V^+) +0.3V, (V^-) -0.3V ± 18 mA ±5 mA

Current at Power Supply Pin	35 mA
Junction Temperature (Note 3)	150°C
ESD Tolerance (Note 4)	1000V

Operating Ratings (Note 1) $-40^{\circ}C \le T_{.1} \le +85^{\circ}C$

l emperature Range	$-40^{\circ}C \le I_{J} \le +85^{\circ}C$
Supply Voltage Range	4.75V to 15.5V
Power Dissipation	(Note 11)
Thermal Resistance (θ_{JA}), (Note 12))
14-Pin DIP	85°C/W
14-Pin SO	115°C/W

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. **Boldface** limits apply at the temperature extremes. $V^+ = 5V$, $V^- = GND = 0V$, $V_{CM} = 1.5V$, $V_{OUT} = 2.5V$, and $R_L > 1M$ unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6034I Limit (Note 6)	Units
V _{OS}	Input Offset Voltage		1	9 11	mV max
$\Delta V_{OS} / \Delta T$	Input Offset Voltage Average Drift		2.3		μV/°C
Ι _Β	Input Bias Current		0.04	200	pA max
I _{OS}	Input Offset Current		0.01	100	pA max
R _{IN}	Input Resistance		>1		TeraΩ
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} 0V \leq V_{CM} \leq 12V \\ V^+ = 15V \end{array}$	83	63 60	dB min
+ PSRR	Positive Power Supply Rejection Ratio	$5V \le V^+ \le 15V$ $V_O = 2.5V$	83	63 60	dB min
-PSRR	Negative Power Supply Rejection Ratio	$0V \le V^- \le -10V$	94	74 70	dB min
V _{CM}	Input Common-Mode Voltage Range	$V^+ = 5V \& 15V$ For CMRR $\ge 50 dB$	-0.4	-0.1 0	V max
			V ⁺ - 1.9	V ⁺ - 2.3 V ⁺ - 2.6	V min
Av	Large Signal Voltage Gain	$R_L = 2 k\Omega$ (Note 7) Sourcing	2000	200 100	V/mV min
		Sinking	500	90 40	V/mV min
		$R_L = 600\Omega$ (Note 7) Sourcing	1000	100 75	V/mV min
		Sinking	250	50 20	V/mV min

DC Electrical Characteristics (Continued) Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. **Boldface** limits apply at the temperature extremes. $V^+ = 5V, V^- = GND = 0V, V_{CM} = 1.5V, V_{OUT} = 2.5V$, and $R_L > 1M$ unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6034I Limit (Note 6)	Units
V _O	Output Voltage Swing	$V^+ = 5V$ $R_L = 2 k\Omega$ to 2.5V	4.87	4.20 4.00	V min
			0.10	0.25 0.35	V max
	$V^+ = 5V$ $R_L = 600G$	$V^+ = 5V$ $R_L = 600\Omega$ to 2.5V	4.61	4.00 3.80	V min
		0.30	0.30	0.63 0.75	V max
		$V^+ = 15V$ $R_L = 2 k\Omega$ to 7.5V	14.63	13.50 13.00	V min
	$V^+ = 15V$ $R_L = 600\Omega \text{ to}$		0.26	0.45 0.55	V max
		$V^+ = 15V$ $R_L = 600\Omega$ to 7.5V	13.90	12.50 12.00	V min
			0.79	1.45 1.75	V max
lo	Output Current	$V^+ = 5V$ Sourcing, $V_0 = 0V$ 22	22	13 9	mA min
		Sinking, $V_0 = 5V$	21	13 9	mA min
		$V^+ = 15V$ Sourcing, $V_O = 0V$	40	23 15	mA min
		Sinking, V _O = 13V (Note 10)	39	23 15	mA min
IS	Supply Current	All Four Amplifiers V _O = 1.5V	1.5	2.7 3.0	mA max

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}$ C. **Boldface** limits apply at the temperature extremes. V⁺ = 5V, V⁻ = GND = 0V, V_{CM} = 1.5V, V_{OUT} = 2.5V, and R_L > 1M unless otherwise specified.

Symbol	Parameter	Conditions	Typical (Note 5)	LMC6034I Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	1.1	0.8 0.4	V/μs min
GBW	Gain-Bandwidth Product		1.4		MHz
φM	Phase Margin		50		Deg
G _M	Gain Margin		17		dB
	Amp-to-Amp Isolation	(Note 9)	130		dB
e _n	Input-Referred Voltage Noise	F = 1 kHz	22		nV/√Hz
i _n	Input-Referred Current Noise	F = 1 kHz	0.0002		pA/√Hz
THD	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V = -10$ $R_L = 2 \text{ k}\Omega, V_O = 8 \text{ V}_{PP}$ $\pm 5 \text{V} \text{ Supply}$	0.01		%

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ± 30 mA over long term may adversely affect reliability. Note 3: The maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_{A})/\theta_{JA}$.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Typical values represent the most likely parametric norm.


Note 6: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold type face).

Note 7: V + = 15V, V_{CM} = 7.5V, and R_L connected to 7.5V. For Sourcing tests, 7.5V \leq V₀ \leq 11.5V. For Sinking tests, 2.5V \leq V₀ \leq 7.5V.

Note 8: $V^+ = 15V$. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates. Note 9: Input referred. $V^+ = 15V$ and $R_L = 10 \text{ k}\Omega$ connected to $V^+/2$. Each amp excited in turn with 1 kHz to produce $V_O = 13 \text{ V}_{PP}$.

Note 10: Do not connect output to V⁺, when V⁺ is greater than 13V or reliability may be adversely affected.

Note 11: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$. Note 12: All numbers apply for packages soldered directly into a PC board.





Applications Hint

Amplifier Topolgy

The topology chosen for the LMC6034, shown in *Figure 1*, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow a larger output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and Cff) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.






FIGURE 1. LMC6034 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in the Electrical Characteristics.

Compensating Input Capacitance

The high input resistance of the LMC6034 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier circuit, *Figure 2* the frequency of this pole is

$$fp = \frac{1}{2\pi C_S R_P}$$

where C_S is the total capacitance at the inverting input, including amplifier input capcitance and any stray capacitance from the IC socket (if one is used), circuit board traces, etc., and R_P is the parallel combination of R_F and R_{IN} . This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few $k\Omega$, the frequency of the feedback pole will be quite high, since C_S

is generally less than 10 pF. If the frequency of the feedback pole is much higher than the "ideal" closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the "ideal" -3 dB frequency, a feedback capacitor, C_F, should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier's low-frequency noise gain: To maintain stability a feedback capacitor will probably be needed if

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}}+1\right) \leq \sqrt{6 \times 2\pi \times \mathsf{GBW} \times \mathsf{R}_{\mathsf{F}} \times \mathsf{C}_{\mathsf{S}}}$$

where $\left(\frac{R_F}{R_{IN}} + 1\right)$ is the amplifier's low-frequency noise gain and GBW is the amplifier's gain bandwidth product. An

amplifier's low-frequency noise gain is represented by the $\left(\frac{R_F}{R_F} \right)$

formula $\left(\frac{R_F}{R_{IN}} + 1\right)$ regardless of whether the amplifier is

being used in inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}}+1\right)\geq 2\sqrt{\mathsf{GBW}\times\mathsf{R}_{\mathsf{F}}\times\mathsf{C}_{\mathsf{S}}},$$

the following value of feedback capacitor is recommended:

$$C_{F} = \frac{C_{S}}{2\left(\frac{R_{F}}{R_{IN}} + 1\right)}$$


lf

$$\left(\frac{\mathsf{R}_{\mathsf{F}}}{\mathsf{R}_{\mathsf{IN}}}+1\right) < 2\sqrt{\mathsf{GBW}\times\mathsf{R}_{\mathsf{F}}\times\mathsf{C}_{\mathsf{S}}}$$

the feedback capacitor should be:

$$C_{\mathsf{F}} = \sqrt{\frac{C_{\mathsf{S}}}{\mathsf{GBW} \times \mathsf{R}_{\mathsf{F}}}}$$

Note that these capacitor values are usually significant smaller than those given by the older, more conservative formula:



C_S consists of the amplifier's input capacitance plus any stray capacitance

C_S consists of the anjumers input capacitative plus any stary capacitative from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistors.

Applications Hint (Continued)

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the values of C_F should be checked on the actual circuit, starting with the computed value.

Capacitive Load Tolerance

Like many other op amps, the LMC6034 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See Typical Performance Characteristics.

The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in *Figure 3a*, the addition of a small resistor (50 Ω to 100 Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance tance is near the threshold for oscillation.





FIGURE 3a. Rx, Cx Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V⁺ (*Figure 3b*). Typically a pull up resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6034, typically less than 0.04 pA, it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6034's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See Figure 4. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC6034's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See Figures 5a, 5b, 5c for typical connections of guard rings for standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see Figure 5d.






FIGURE 4. Example of Guard Ring in P.C. Board Layout




Typical Single-Supply Applications (V+ = 5.0 VDC)

Additional single-supply applications ideas can be found in the LM324 datasheet. The LMC6034 is pin-for-pin compatible with the LM324 and offers greater bandwidth and input resistance over the LM324. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LMC6034 is smaller than that of the LM324.








= 100 for circuit as shown.


For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affect CMRR. Gain may be adjusted through R2. CMRR may be adjusted through R7.



Oscillator frequency is determined by R1, R2, C1, and C2: fosc = $1/2\pi$ RC, where R = R1 = R2 and C = C1 = C2.


This circuit, as shown, oscillates at 2.0 kHz with a peak-topeak output swing of 4.0V.







TL/H/11134-16






9







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.